{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T17:37:13Z","timestamp":1776879433418,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T00:00:00Z","timestamp":1525737600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,8]]},"DOI":"10.1145\/3203217.3203263","type":"proceedings-article","created":{"date-parts":[[2018,7,26]],"date-time":"2018-07-26T07:58:06Z","timestamp":1532591886000},"page":"224-227","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Dual-threshold directed execution progress maximization for nonvolatile processors"],"prefix":"10.1145","author":[{"given":"Dongqin","family":"Zhou","sequence":"first","affiliation":[{"name":"Capital Normal University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keni","family":"Qiu","sequence":"additional","affiliation":[{"name":"Capital Normal University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Shi","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Maolin's Home. 2017. How do capacitors store energy. http:\/\/www.360doc.com\/content\/17\/1010\/19\/16534268_693842889.shtml. (2017)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2660530"},{"key":"e_1_3_2_1_3_1","volume-title":"NEWCAS'14","author":"Li X.","unstructured":"X. Li and U. Dennis Heo et al. 2014. Rf-powered systems using steep-slope devices. In NEWCAS'14. 73--76."},{"key":"e_1_3_2_1_4_1","volume-title":"Wang et al","author":"Liu Y.","year":"2016","unstructured":"Y. Liu and Z. Wang et al. 2016. 4.7 a 65nm ReRAM-enabled nonvolatile processor with 6x reduction in restore time and 4x higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic. In ISSCC'16. 84--86."},{"key":"e_1_3_2_1_5_1","volume-title":"HPCA'15","author":"Ma K.","unstructured":"K. Ma and Y. Zheng et al. 2015. Architecture exploration for ambient energy harvesting nonvolatile processors. In HPCA'15. 526--537."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266532"},{"key":"e_1_3_2_1_7_1","volume-title":"IEEE Power Driven Microarchitecture Workshop. 145--150","author":"Scott J.","unstructured":"J. Scott and L. H. Lee et al. 1998. Designing the low-power M*CORE architecture. In IEEE Power Driven Microarchitecture Workshop. 145--150."},{"key":"e_1_3_2_1_8_1","volume-title":"Liu et al","author":"Su F.","year":"2017","unstructured":"F. Su and Y. Liu et al. 2017. A Ferroelectric Nonvolatile Processor with 46 μ s System-Level Wake-up Time and 14 μ s Sleep Time for Energy Harvesting Applications. TCAS-I'17 64, 3 (2017), 596--607."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2011.060710.00094"},{"key":"e_1_3_2_1_10_1","unstructured":"The Daily Telegraph. 2016. Scientists develop \"nerve dust\": monitoring your health in your body. http:\/\/www.tech.163.com\/16\/0909\/02\/C0G621U300097U81.html. (2016)."},{"key":"e_1_3_2_1_11_1","volume-title":"ESSCIRC'12","author":"Wang Y.","unstructured":"Y. Wang and Y. Liu et al. 2012. A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops. In ESSCIRC'12. 149--152."},{"key":"e_1_3_2_1_12_1","volume-title":"Fu et al","author":"Zhao M.","year":"2017","unstructured":"M. Zhao and C. Fu et al. 2017. Stack-Size Sensitive On-Chip Memory Backup for Self-Powered Nonvolatile Processors. TCAD'17 36, 11 (2017), 1804--1816."},{"key":"e_1_3_2_1_13_1","volume-title":"ISSCC'11","author":"Zwerg M.","unstructured":"M. Zwerg and A. Baumann et al. 2011. An 82uA\/MHz microcontroller with embedded FeRAM for energy-harvesting applications. In ISSCC'11. 334--336."}],"event":{"name":"CF '18: Computing Frontiers Conference","location":"Ischia Italy","acronym":"CF '18","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 15th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3203217.3203263","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3203217.3203263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T16:38:39Z","timestamp":1776875919000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3203217.3203263"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,8]]},"references-count":13,"alternative-id":["10.1145\/3203217.3203263","10.1145\/3203217"],"URL":"https:\/\/doi.org\/10.1145\/3203217.3203263","relation":{},"subject":[],"published":{"date-parts":[[2018,5,8]]},"assertion":[{"value":"2018-05-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}