{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T17:38:13Z","timestamp":1776879493091,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T00:00:00Z","timestamp":1525737600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,8]]},"DOI":"10.1145\/3203217.3203279","type":"proceedings-article","created":{"date-parts":[[2018,7,26]],"date-time":"2018-07-26T07:58:06Z","timestamp":1532591886000},"page":"78-87","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A prefetch-aware memory system for data access patterns in multimedia applications"],"prefix":"10.1145","author":[{"given":"Tareq A.","family":"Alawneh","sequence":"first","affiliation":[{"name":"Technical University of Berlin, Berlin, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Elhossini","sequence":"additional","affiliation":[{"name":"Al Azhar University, Cairo, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of the IEEE 28th International Conference on Microelectronics, ICM. 125--128","author":"Alawneh T.","unstructured":"T. Alawneh and A. Elhossini. 2016. A data access prediction unit for multimedia applications. In Proceedings of the IEEE 28th International Conference on Microelectronics, ICM. 125--128."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","unstructured":"N. Binkert B. Beckmann G. Black S. K. Reinhardt A. Saidi A. Basu J. Hestness D. R. Hower T. Krishna S. Sardashti R. Sen K. Sewell M. Shoaib N. Vaish M. D. Hill and D. A. Wood. 2011. The Gem5 Simulator. ACM SIGARCH Computer Architecture News 39 (May 2011) 1--7. 10.1145\/2024716.2024718","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","unstructured":"R. Cucchiara M. Piccardi and A. Prati. 2004. Neighbor cache prefetching for multimedia image and video processing. Multimedia IEEE Trans. on 6 (August 2004) 539--552. 10.1109\/TMM.2004.830806","DOI":"10.1109\/TMM.2004.830806"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.30"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304613"},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture, HPCA. 581--593","author":"Hassan H.","unstructured":"H. Hassan, G. Pekhimenko, N. Vijaykumarand, and O. Mutlu. 2016. ChargeCache: Reducing DRAM latency by exploiting row access locality. In Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture, HPCA. 581--593."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337202"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266832"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_12_1","volume-title":"The 35th IEEE International Performance Computing and Communications Conference, IPCCC. In LAMS: A Latency-Aware Memory Scheduling Policy for Modern DRAM Systems. 1--8.","author":"Liu W.","unstructured":"W. Liu, P. Huang, T. Kun, T. Lu, K. Zhou, C. Li, and X. He. 2017. The 35th IEEE International Performance Computing and Communications Conference, IPCCC. In LAMS: A Latency-Aware Memory Scheduling Policy for Modern DRAM Systems. 1--8."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1140389.1140396"},{"key":"e_1_3_2_1_15_1","author":"Shin W.","year":"2016","unstructured":"W. Shin, J. Choiand J. Jang, J. Suh, Y. Kwon, Y. Moon, H. Kim, and L.-S. Kim. 2016. Q-DRAM: Quick-Access DRAM with Decoupled Restoring from Row-Activation. IEEE Trans. Comput. 65 (July 2016), 1844--1845.","journal-title":"J. Suh, Y. Kwon, Y. Moon, H. Kim, and L.-S. Kim."},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the IEEE 20th International Symposium on High Performance Computer Architecture, HPCA. In NUAT: A non-uniform access time memory controller. 464--475","author":"Shin W.","year":"2014","unstructured":"W. Shin, J. Yang, J. Choi, and L.-S. Kim. 2014. Proceedings of the IEEE 20th International Symposium on High Performance Computer Architecture, HPCA. In NUAT: A non-uniform access time memory controller. 464--475."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_19_1","unstructured":"R. Tomas. June 1996. Indexing Memory Banks to Maximize Page Mode Hit Percentage and Minimize Memory Latency. In Hewlett-Packard Laboratories Technical Report HPL-96-95."},{"key":"e_1_3_2_1_20_1","unstructured":"Toru WAKAHARA. {n. d.}. Wakahara Project. http:\/\/cis.k.hosei.ac.jp\/~wakahara\/laplacian.c. ({n. d.})."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 2013 International Conference on Communications and Signal Processing, ICCSP. 1092--1096","author":"Zhou N.","unstructured":"N. Zhou, F. Qiao, and H. Yang. April 2013. A hybrid cache architecture with 2D-based prefetching scheme for image and video processing. In Proceedings of the 2013 International Conference on Communications and Signal Processing, ICCSP. 1092--1096."}],"event":{"name":"CF '18: Computing Frontiers Conference","location":"Ischia Italy","acronym":"CF '18","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 15th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3203217.3203279","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3203217.3203279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T16:40:29Z","timestamp":1776876029000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3203217.3203279"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,8]]},"references-count":22,"alternative-id":["10.1145\/3203217.3203279","10.1145\/3203217"],"URL":"https:\/\/doi.org\/10.1145\/3203217.3203279","relation":{},"subject":[],"published":{"date-parts":[[2018,5,8]]},"assertion":[{"value":"2018-05-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}