{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T06:42:12Z","timestamp":1778654532551,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,12]],"date-time":"2018-06-12T00:00:00Z","timestamp":1528761600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Union's Horizon 2020 research and innovation programme","award":["671553"],"award-info":[{"award-number":["671553"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,12]]},"DOI":"10.1145\/3205289.3205307","type":"proceedings-article","created":{"date-parts":[[2018,9,13]],"date-time":"2018-09-13T12:54:52Z","timestamp":1536843292000},"page":"129-138","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["High-Performance, Low-Complexity Deadlock Avoidance for Arbitrary Topologies\/Routings"],"prefix":"10.1145","author":[{"given":"Jose A.","family":"Pascual","sequence":"first","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Navaridas","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The Next Generation of Exascale-Class Systems: The ExaNeSt Project. 2017 Euromicro Conference on Digital System Design (DSD) 00","author":"Ammendola Roberto","year":"2017","unstructured":"Roberto Ammendola , Andrea Biagioni , Paolo Cretaro , Ottorino Frezza , Francesca Lo Cicero , Alessandro Lonardo , Michele Martinelli , Pier S. Paolucci , Elena Pastorelli , Francesco Simula , Piero Vicini , Giuliano Taffoni , Jose A. Pascual , Javier Navaridas , Mikel Lujan , John Goodacre , Nikolaos Chrysos , and Manolis Katevenis . 2017 . The Next Generation of Exascale-Class Systems: The ExaNeSt Project. 2017 Euromicro Conference on Digital System Design (DSD) 00 , 510--515. Roberto Ammendola, Andrea Biagioni, Paolo Cretaro, Ottorino Frezza, Francesca Lo Cicero, Alessandro Lonardo, Michele Martinelli, Pier S. Paolucci, Elena Pastorelli, Francesco Simula, Piero Vicini, Giuliano Taffoni, Jose A. Pascual, Javier Navaridas, Mikel Lujan, John Goodacre, Nikolaos Chrysos, and Manolis Katevenis. 2017. The Next Generation of Exascale-Class Systems: The ExaNeSt Project. 2017 Euromicro Conference on Digital System Design (DSD) 00, 510--515."},{"key":"e_1_3_2_1_2_1","unstructured":"IEEE Standard Association. 2012. IEEE 802.1D Standard. (2012).  IEEE Standard Association. 2012. IEEE 802.1D Standard. (2012)."},{"key":"e_1_3_2_1_3_1","volume-title":"System and method for providing deadlock free routing between switches in a fat-tree topology. (May 9","author":"Bogdanski Bartosz","year":"2013","unstructured":"Bartosz Bogdanski . 2013. System and method for providing deadlock free routing between switches in a fat-tree topology. (May 9 2013 ). http:\/\/www.google.com\/patents\/US20130114620 US Patent App . 13\/653,303. Bartosz Bogdanski. 2013. System and method for providing deadlock free routing between switches in a fat-tree topology. (May 9 2013). http:\/\/www.google.com\/patents\/US20130114620 US Patent App. 13\/653,303."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086734"},{"key":"e_1_3_2_1_5_1","volume-title":"Random Folded Clos Topologies for Datacenter Networks. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 193--204","author":"Camarero Crist\u00f3bal","year":"2017","unstructured":"Crist\u00f3bal Camarero , Carmen Mart\u00ednez , and Ram\u00f3n Beivide . 2017 . Random Folded Clos Topologies for Datacenter Networks. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 193--204 . Crist\u00f3bal Camarero, Carmen Mart\u00ednez, and Ram\u00f3n Beivide. 2017. Random Folded Clos Topologies for Datacenter Networks. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 193--204."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/795698.798401"},{"key":"e_1_3_2_1_7_1","volume-title":"Architecture of Computing Systems -- ARCS2018","author":"Concatto Caroline","unstructured":"Caroline Concatto , Jose A. Pascual , Javier Navaridas , Joshua Lant , Andrew Attwood , Mikel Lujan , and John Goodacre . 2018. A CAM-Free Exascalable HPC Router for Low-Energy Communications . In Architecture of Computing Systems -- ARCS2018 . Springer International Publishing , Cham , 99--111. Caroline Concatto, Jose A. Pascual, Javier Navaridas, Joshua Lant, Andrew Attwood, Mikel Lujan, and John Goodacre. 2018. A CAM-Free Exascalable HPC Router for Low-Energy Communications. In Architecture of Computing Systems -- ARCS2018. Springer International Publishing, Cham, 99--111."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2907294.2907313"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.65"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2741492"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-47847-7_7"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2013.16"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1402946.1402968"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594977.1592577"},{"key":"e_1_3_2_1_16_1","volume-title":"A novel channel assignment method to ensure deadlock-freedom for deterministic routing. IEICE Transactions on Information and Systems E100D, 8 (8","author":"Ryuta KAWANO","year":"2017","unstructured":"Ryuta KAWANO , Hiroshi NAKAHARA, Seiichi TADE , Ikki FUJIWARA, Hiroki MATSUTANI , Michihiro KOIBUCHI, and Hideharu AMANO. 2017. A novel channel assignment method to ensure deadlock-freedom for deterministic routing. IEICE Transactions on Information and Systems E100D, 8 (8 2017 ), 1798--1806. Ryuta KAWANO, Hiroshi NAKAHARA, Seiichi TADE, Ikki FUJIWARA, Hiroki MATSUTANI, Michihiro KOIBUCHI, and Hideharu AMANO. 2017. A novel channel assignment method to ensure deadlock-freedom for deterministic routing. IEICE Transactions on Information and Systems E100D, 8 (8 2017), 1798--1806."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.19"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555782"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"M. Koibuchi A. Funahashi A. Jouraku and H. Amano. 2001. L-turn routing: An adaptive routing in irregular networks. Vol. 2001-January. Institute of Electrical and Electronics Engineers Inc. 383--392.  M. Koibuchi A. Funahashi A. Jouraku and H. Amano. 2001. L-turn routing: An adaptive routing in irregular networks. Vol. 2001-January. Institute of Electrical and Electronics Engineers Inc. 383--392.","DOI":"10.1109\/ICPP.2001.952084"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2010.2053718"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2012.02.016"},{"key":"e_1_3_2_1_22_1","unstructured":"Olav Lysne and Tor Skeie. 2001. Load Balancing of Irregular System Area Networks through Multiple Roots (2nd International Conference on Communications in Computing (CIC'01)).  Olav Lysne and Tor Skeie. 2001. Load Balancing of Irregular System Area Networks through Multiple Roots (2nd International Conference on Communications in Computing (CIC'01))."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpat.2010.08.008"},{"key":"e_1_3_2_1_24_1","volume-title":"Interconnections","author":"Perlman Radia","unstructured":"Radia Perlman . 2000. Interconnections ( 2 nd Ed.): Bridges, Routers, Switches , and Internetworking Protocols. Addison-Wesley Longman Publishing Co. , Inc., Boston, MA, USA. Radia Perlman. 2000. Interconnections (2nd Ed.): Bridges, Routers, Switches, and Internetworking Protocols. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA.","edition":"2"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2001.1746"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.105178"},{"key":"e_1_3_2_1_27_1","unstructured":"Alex Sakharov. 2018. Strict Order. From MathWorld---A Wolfram Web Resource created by Eric W. Weisstein. (2018). http:\/\/mathworld.wolfram.com\/StrictOrder.html Last visited on 29\/1\/2018.  Alex Sakharov. 2018. Strict Order. From MathWorld---A Wolfram Web Resource created by Eric W. Weisstein. (2018). http:\/\/mathworld.wolfram.com\/StrictOrder.html Last visited on 29\/1\/2018."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.954503"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877816"},{"key":"e_1_3_2_1_30_1","volume-title":"Procs. of the 9th USENIX Conf. on Networked Systems Design and Implementation (NSDI'12)","author":"Singla Ankit","unstructured":"Ankit Singla , Chi-Yao Hong , Lucian Popa , and P. Brighten Godfrey . 2012. Jellyfish: Networking Data Centers Randomly . In Procs. of the 9th USENIX Conf. on Networked Systems Design and Implementation (NSDI'12) . Berkeley, CA, USA, 17--17. Ankit Singla, Chi-Yao Hong, Lucian Popa, and P. Brighten Godfrey. 2012. Jellyfish: Networking Data Centers Randomly. In Procs. of the 9th USENIX Conf. on Networked Systems Design and Implementation (NSDI'12). Berkeley, CA, USA, 17--17."},{"key":"e_1_3_2_1_31_1","volume-title":"10th Intl. Conf. (ICPADS '04)","author":"Skeie Tor","year":"2004","unstructured":"Tor Skeie , Olav Lysne , Jose Flich , Pedro Lopez , Antonio Robles , and Jose Duato . 2004 . LASH-TOR: A Generic Transition-Oriented Routing Algorithm. In Procs. of the Parallel and Distributed Systems , 10th Intl. Conf. (ICPADS '04) . Tor Skeie, Olav Lysne, Jose Flich, Pedro Lopez, Antonio Robles, and Jose Duato. 2004. LASH-TOR: A Generic Transition-Oriented Routing Algorithm. In Procs. of the Parallel and Distributed Systems, 10th Intl. Conf. (ICPADS '04)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.661560"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1137\/0211027"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2012.143"}],"event":{"name":"ICS '18: 2018 International Conference on Supercomputing","location":"Beijing China","acronym":"ICS '18","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 2018 International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3205289.3205307","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3205289.3205307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:55Z","timestamp":1750208935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3205289.3205307"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,12]]},"references-count":34,"alternative-id":["10.1145\/3205289.3205307","10.1145\/3205289"],"URL":"https:\/\/doi.org\/10.1145\/3205289.3205307","relation":{},"subject":[],"published":{"date-parts":[[2018,6,12]]},"assertion":[{"value":"2018-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}