{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:48Z","timestamp":1750221168611,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,12]],"date-time":"2018-06-12T00:00:00Z","timestamp":1528761600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100011030","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE-AC05-00OR22725"],"award-info":[{"award-number":["DE-AC05-00OR22725"]}],"id":[{"id":"10.13039\/100011030","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,12]]},"DOI":"10.1145\/3205289.3205324","type":"proceedings-article","created":{"date-parts":[[2018,9,13]],"date-time":"2018-09-13T12:54:52Z","timestamp":1536843292000},"page":"160-171","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Directive-Based, High-Level Programming and Optimizations for High-Performance Computing with FPGAs"],"prefix":"10.1145","author":[{"given":"Jacob","family":"Lambert","sequence":"first","affiliation":[{"name":"University of Oregon"}]},{"given":"Seyong","family":"Lee","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory"}]},{"given":"Jungwon","family":"Kim","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory"}]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory"}]},{"given":"Allen D.","family":"Malony","sequence":"additional","affiliation":[{"name":"University of Oregon"}]}],"member":"320","published-online":{"date-parts":[[2018,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{n. d.}. Intel FPGA SDK for OpenCL. https:\/\/www.altera.com\/products\/design-software\/embedded-software-developers\/opencl\/overview.html.  {n. d.}. Intel FPGA SDK for OpenCL. https:\/\/www.altera.com\/products\/design-software\/embedded-software-developers\/opencl\/overview.html."},{"key":"e_1_3_2_1_2_1","unstructured":"{n. d.}. Mentor - DK Design Suite. https:\/\/www.mentor.com\/products\/fpga\/handel-c\/dk-design-suite\/.  {n. d.}. Mentor - DK Design Suite. https:\/\/www.mentor.com\/products\/fpga\/handel-c\/dk-design-suite\/."},{"key":"e_1_3_2_1_3_1","unstructured":"{n. d.}. Xilinx - SDSoC Development Environment. https:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdsoc.html.  {n. d.}. Xilinx - SDSoC Development Environment. https:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdsoc.html."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.108"},{"key":"e_1_3_2_1_5_1","unstructured":"Amazon. {n. d.}. Amazon EC2 F1 Instances. ({n. d.}). https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/  Amazon. {n. d.}. Amazon EC2 F1 Instances. ({n. d.}). https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"volume-title":"Handel-C Language Reference Guide","author":"Aubury Matthew","key":"e_1_3_2_1_6_1","unstructured":"Matthew Aubury , Ian Page , Geoff Randall , Jonathan Saul , and Robin Watts . 1996. Handel-C Language Reference Guide . Oxford University Computing Laboratory . Matthew Aubury, Ian Page, Geoff Randall, Jonathan Saul, and Robin Watts. 1996. Handel-C Language Reference Guide. Oxford University Computing Laboratory."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.385"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145704"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810311"},{"key":"e_1_3_2_1_12_1","unstructured":"Intel. {n. d.}. Altera FPGA-Based Storage Reference Design. ({n. d.}). https:\/\/newsroom.intel.com\/news-releases\/altera-fpga-based-storage-reference-design-doubles-life-nand-flash\/  Intel. {n. d.}. Altera FPGA-Based Storage Reference Design. ({n. d.}). https:\/\/newsroom.intel.com\/news-releases\/altera-fpga-based-storage-reference-design-doubles-life-nand-flash\/"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"volume-title":"Proceedings of the 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS '16)","author":"Lee S.","key":"e_1_3_2_1_14_1","unstructured":"S. Lee , J. Kim , and J. S. Vetter . 2016. OpenACC to FPGA: A Framework for Directive-Based High-Performance Reconfigurable Computing . In Proceedings of the 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS '16) . 544--554. S. Lee, J. Kim, and J. S. Vetter. 2016. OpenACC to FPGA: A Framework for Directive-Based High-Performance Reconfigurable Computing. In Proceedings of the 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS '16). 544--554."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504194"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600704"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500018"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_3_2_1_19_1","volume-title":"Vetter","author":"Sabne Amit","year":"2015","unstructured":"Amit Sabne , Putt Sakdhnagool , Seyong Lee , and Jeffrey S . Vetter . 2015 . Evaluating Performance Portability of OpenACC. In Languages and Compilers for Parallel Computing . 51--66. Amit Sabne, Putt Sakdhnagool, Seyong Lee, and Jeffrey S. Vetter. 2015. Evaluating Performance Portability of OpenACC. In Languages and Compilers for Parallel Computing. 51--66."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114174"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.75"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2800789"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080244"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744801"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/3014904.3014951"}],"event":{"name":"ICS '18: 2018 International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Beijing China","acronym":"ICS '18"},"container-title":["Proceedings of the 2018 International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3205289.3205324","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3205289.3205324","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3205289.3205324","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:55Z","timestamp":1750208935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3205289.3205324"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,12]]},"references-count":25,"alternative-id":["10.1145\/3205289.3205324","10.1145\/3205289"],"URL":"https:\/\/doi.org\/10.1145\/3205289.3205324","relation":{},"subject":[],"published":{"date-parts":[[2018,6,12]]},"assertion":[{"value":"2018-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}