{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:15Z","timestamp":1750221255515,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,28]],"date-time":"2018-05-28T00:00:00Z","timestamp":1527465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["FA 1017\/3-1"],"award-info":[{"award-number":["FA 1017\/3-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,28]]},"DOI":"10.1145\/3207719.3207731","type":"proceedings-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T12:36:20Z","timestamp":1528720580000},"page":"58-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Mitigating Data Cache Aging through Compiler-Driven Memory Allocation"],"prefix":"10.1145","author":[{"given":"Dominic","family":"Oehlert","sequence":"first","affiliation":[{"name":"Institute of Embedded Systems, Hamburg University of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arno","family":"Luppold","sequence":"additional","affiliation":[{"name":"Institute of Embedded Systems, Hamburg University of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heiko","family":"Falk","sequence":"additional","affiliation":[{"name":"Institute of Embedded Systems, Hamburg University of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331710"},{"key":"e_1_3_2_1_2_1","volume-title":"aiT Worst-Case Execution Time Analyzers","author":"H.","year":"2018","unstructured":"AbsInt Angewandte Informatik, Gmb H. aiT Worst-Case Execution Time Analyzers , 2018 . AbsInt Angewandte Informatik, GmbH. aiT Worst-Case Execution Time Analyzers, 2018."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2287187"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of WCET 2016","author":"Falk H.","year":"2016","unstructured":"H. Falk , S. Altmeyer , P. Hellinckx , B. Lisper , W. Puffitsch , C. Rochange , M. Schoeberl , R. B. S\u00f8rensen , P. W\u00e4gemann , and S. Wegener . TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research . In Proceedings of WCET 2016 , 2016 . H. Falk, S. Altmeyer, P. Hellinckx, B. Lisper, W. Puffitsch, C. Rochange, M. Schoeberl, R. B. S\u00f8rensen, P. W\u00e4gemann, and S. Wegener. TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research. In Proceedings of WCET 2016, 2016."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9101-x"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985932"},{"key":"e_1_3_2_1_7_1","volume-title":"Present and Future. In Proceedings of WCET 2010","author":"Gustafsson J.","year":"2010","unstructured":"J. Gustafsson , A. Betts , A. Ermedahl , and B. Lisper . The M\u00e4lardalen WCET Benchmarks -- Past , Present and Future. In Proceedings of WCET 2010 , 2010 . J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. The M\u00e4lardalen WCET Benchmarks -- Past, Present and Future. In Proceedings of WCET 2010, 2010."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.30"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548256"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2906363.2906369"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of DATE 2014","author":"Mahmood H.","year":"2014","unstructured":"H. Mahmood , M. Poncino , and E. Macii . Cache aging reduction with improved performance using dynamically re-sizable cache . In Proceedings of DATE 2014 , 2014 . H. Mahmood, M. Poncino, and E. Macii. Cache aging reduction with improved performance using dynamically re-sizable cache. In Proceedings of DATE 2014, 2014."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3207719.3207730"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of RTEST 2015","author":"Nazari R.","year":"2015","unstructured":"R. Nazari , N. Rohbani , H. Farbeh , Z. Shirmohammadi , and S. G. Miremadi . A2CM2: Aging-aware cache memory management technique . In Proceedings of RTEST 2015 , 2015 . R. Nazari, N. Rohbani, H. Farbeh, Z. Shirmohammadi, and S. G. Miremadi. A2CM2: Aging-aware cache memory management technique. In Proceedings of RTEST 2015, 2015."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996644"},{"key":"e_1_3_2_1_16_1","volume-title":"Aging Assessment and Design Enhancement of Randomized Cache Memories","author":"Trilla D.","year":"2017","unstructured":"D. Trilla , C. Hernandez , J. Abella , and F. J. Cazorla . Aging Assessment and Design Enhancement of Randomized Cache Memories . IEEE T-DMR , 17(1), 2017 . D. Trilla, C. Hernandez, J. Abella, and F. J. Cazorla. Aging Assessment and Design Enhancement of Randomized Cache Memories. IEEE T-DMR, 17(1), 2017."}],"event":{"name":"SCOPES '18: 21st International Workshop on Software and Compilers for Embedded Systems","sponsor":["EDAA European Design Automation Association","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Sankt Goar Germany","acronym":"SCOPES '18"},"container-title":["Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3207719.3207731","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3207719.3207731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:08:05Z","timestamp":1750212485000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3207719.3207731"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,28]]},"references-count":16,"alternative-id":["10.1145\/3207719.3207731","10.1145\/3207719"],"URL":"https:\/\/doi.org\/10.1145\/3207719.3207731","relation":{},"subject":[],"published":{"date-parts":[[2018,5,28]]},"assertion":[{"value":"2018-05-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}