{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:15Z","timestamp":1750221255544,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,28]],"date-time":"2018-05-28T00:00:00Z","timestamp":1527465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,28]]},"DOI":"10.1145\/3207719.3207733","type":"proceedings-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T12:36:20Z","timestamp":1528720580000},"page":"104-109","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["MASES"],"prefix":"10.1145","author":[{"given":"Wenxiao","family":"Yu","sequence":"first","affiliation":[{"name":"Google, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob","family":"Kornerup","sequence":"additional","affiliation":[{"name":"National Instruments, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-01113-4","volume-title":"Pipelined Multiprocessor System-on-Chip for Multimedia","author":"Javaid J.","year":"2014","unstructured":"J. Javaid , S. Parameswaran , Pipelined Multiprocessor System-on-Chip for Multimedia , Springer , 2014 . J. Javaid, S. Parameswaran, Pipelined Multiprocessor System-on-Chip for Multimedia, Springer, 2014."},{"key":"e_1_3_2_1_2_1","volume-title":"A Reactive and Adaptive Data Flow Model For Network-of-System Specification,\" IEEE ESL, 9(4)","author":"Francis S.","year":"2017","unstructured":"S. Francis , , \" A Reactive and Adaptive Data Flow Model For Network-of-System Specification,\" IEEE ESL, 9(4) , 2017 . S. Francis, et al., \"A Reactive and Adaptive Data Flow Model For Network-of-System Specification,\" IEEE ESL, 9(4), 2017."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2501654.2501664"},{"key":"e_1_3_2_1_4_1","volume-title":"Comparative evaluation of the robustness of DAG scheduling heuristics,\" in Grid Computing","author":"Canon L.-C.","year":"2008","unstructured":"L.-C. Canon , , \" Comparative evaluation of the robustness of DAG scheduling heuristics,\" in Grid Computing , Springer , 2008 . L.-C. Canon, et al., \"Comparative evaluation of the robustness of DAG scheduling heuristics,\" in Grid Computing, Springer, 2008."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF03356742"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0674-6"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1379022.1375596"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.72"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2010.05.003"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.05.024"},{"key":"e_1_3_2_1_11_1","volume-title":"Scheduling of periodic time critical applications for pipelined execution on heterogeneous systems,\" in ICPP","author":"Ranaweera S.","year":"2001","unstructured":"S. Ranaweera , , \" Scheduling of periodic time critical applications for pipelined execution on heterogeneous systems,\" in ICPP , 2001 . S. Ranaweera, et al., \"Scheduling of periodic time critical applications for pipelined execution on heterogeneous systems,\" in ICPP, 2001."},{"key":"e_1_3_2_1_12_1","first-page":"27","article-title":"Pipelined scheduling of functional HW\/SW modules for platform-based SoC design","author":"Kim W.","year":"2005","unstructured":"W. Kim , , \" Pipelined scheduling of functional HW\/SW modules for platform-based SoC design ,\" ETRI Journal , 27 , 2005 . W. Kim, et al., \"Pipelined scheduling of functional HW\/SW modules for platform-based SoC design,\" ETRI Journal, 27, 2005.","journal-title":"ETRI Journal"},{"key":"e_1_3_2_1_13_1","volume-title":"Pipelined data parallel task mapping\/scheduling technique for MPSoC,\" in DATE","author":"Yang H.","year":"2009","unstructured":"H. Yang , , \" Pipelined data parallel task mapping\/scheduling technique for MPSoC,\" in DATE , 2009 . H. Yang, et al., \"Pipelined data parallel task mapping\/scheduling technique for MPSoC,\" in DATE, 2009."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043323"},{"key":"e_1_3_2_1_15_1","volume-title":"Pipeline schedule synthesis for real time streaming tasks with inter\/intra instance precedence constraints,\" in DATE","author":"Chiu Y. S.","year":"2011","unstructured":"Y. S. Chiu , , \" Pipeline schedule synthesis for real time streaming tasks with inter\/intra instance precedence constraints,\" in DATE , 2011 . Y. S. Chiu, et al., \"Pipeline schedule synthesis for real time streaming tasks with inter\/intra instance precedence constraints,\" in DATE, 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.23"}],"event":{"name":"SCOPES '18: 21st International Workshop on Software and Compilers for Embedded Systems","sponsor":["EDAA European Design Automation Association","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Sankt Goar Germany","acronym":"SCOPES '18"},"container-title":["Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3207719.3207733","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3207719.3207733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:08:05Z","timestamp":1750212485000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3207719.3207733"}},"subtitle":["Mobility And Slack Enhanced Scheduling For Latency-Optimized Pipelined Dataflow Graphs"],"short-title":[],"issued":{"date-parts":[[2018,5,28]]},"references-count":16,"alternative-id":["10.1145\/3207719.3207733","10.1145\/3207719"],"URL":"https:\/\/doi.org\/10.1145\/3207719.3207733","relation":{},"subject":[],"published":{"date-parts":[[2018,5,28]]},"assertion":[{"value":"2018-05-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}