{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:15Z","timestamp":1750221255383,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,5,28]],"date-time":"2018-05-28T00:00:00Z","timestamp":1527465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,5,28]]},"DOI":"10.1145\/3207719.3207734","type":"proceedings-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T12:36:20Z","timestamp":1528720580000},"page":"100-103","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Toward Efficient Many-core Scheduling of Partial Expansion Graphs"],"prefix":"10.1145","author":[{"given":"Hai Nam","family":"Tran","sequence":"first","affiliation":[{"name":"INRIA, Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuvra S.","family":"Bhattacharyya","sequence":"additional","affiliation":[{"name":"University of Maryland, USA and Tampere University of Technology, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Pierre","family":"Talpin","sequence":"additional","affiliation":[{"name":"INRIA Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thierry","family":"Gautier","sequence":"additional","affiliation":[{"name":"INRIA, Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,5,28]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"S. S. Bhattacharyya P. K. Murthy and E. A. Lee. 2012. Software synthesis from dataflow graphs. Vol. 360. Springer Science & Business Media.  S. S. Bhattacharyya P. K. Murthy and E. A. Lee. 2012. Software synthesis from dataflow graphs. Vol. 360. Springer Science & Business Media."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/78.485935"},{"key":"e_1_3_2_1_3_1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE)","author":"De Dinechin B. D.","year":"2014","unstructured":"B. D. De Dinechin , D. Van Amstel , M. Poultri\u00e8s , and G. Lager . 2014. Time-critical computing on a single-chip massively parallel processor. In Design , Automation and Test in Europe Conference and Exhibition (DATE) , 2014 . IEEE, 1--6. B. D. De Dinechin, D. Van Amstel, M. Poultri\u00e8s, and G. Lager. 2014. Time-critical computing on a single-chip massively parallel processor. In Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014. IEEE, 1--6."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168877"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1379022.1375596"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3157669"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers. 122--126","volume":"1","author":"Pino J. L.","unstructured":"J. L. Pino , S. S. Bhattacharyya , and E. A. Lee . 1995. A Hierarchical multiprocessor Scheduling System for DSP Applications . In Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers. 122--126 vol. 1 . J. L. Pino, S. S. Bhattacharyya, and E. A. Lee. 1995. A Hierarchical multiprocessor Scheduling System for DSP Applications. In Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers. 122--126 vol.1."},{"key":"e_1_3_2_1_9_1","volume-title":"OASIcs-OpenAccess Series in Informatics","volume":"57","author":"Rouxel B.","unstructured":"B. Rouxel and I. Puaut . 2017. STR2RTS: Refactored StreamIT benchmarks into statically analysable parallel benchmarks for WCET estimation & real-time scheduling . In OASIcs-OpenAccess Series in Informatics , Vol. 57 . Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik. B. Rouxel and I. Puaut. 2017. STR2RTS: Refactored StreamIT benchmarks into statically analysable parallel benchmarks for WCET estimation & real-time scheduling. In OASIcs-OpenAccess Series in Informatics, Vol. 57. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1107-8"}],"event":{"name":"SCOPES '18: 21st International Workshop on Software and Compilers for Embedded Systems","sponsor":["EDAA European Design Automation Association","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Sankt Goar Germany","acronym":"SCOPES '18"},"container-title":["Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3207719.3207734","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3207719.3207734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:08:05Z","timestamp":1750212485000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3207719.3207734"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,28]]},"references-count":10,"alternative-id":["10.1145\/3207719.3207734","10.1145\/3207719"],"URL":"https:\/\/doi.org\/10.1145\/3207719.3207734","relation":{},"subject":[],"published":{"date-parts":[[2018,5,28]]},"assertion":[{"value":"2018-05-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}