{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:16Z","timestamp":1750221196219,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,11]],"date-time":"2018-07-11T00:00:00Z","timestamp":1531267200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Research Council (ERC)","award":["Grant 339539 (AOC)"],"award-info":[{"award-number":["Grant 339539 (AOC)"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,11]]},"DOI":"10.1145\/3210377.3210400","type":"proceedings-article","created":{"date-parts":[[2018,7,12]],"date-time":"2018-07-12T17:46:44Z","timestamp":1531417604000},"page":"259-269","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["The Inherent Cost of Remembering Consistently"],"prefix":"10.1145","author":[{"given":"Nachshon","family":"Cohen","sequence":"first","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rachid","family":"Guerraoui","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Igor","family":"Zablotchi","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,7,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926442"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2535930"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522732"},{"key":"e_1_3_2_1_4_1","volume-title":"Mahesh Tripunitara. Robust Shared Objects for Non-Volatile Main Memory. OPODIS","author":"Berryhill Ryan","year":"2015","unstructured":"Ryan Berryhill , Wojciech Golab , and Mahesh Tripunitara. Robust Shared Objects for Non-Volatile Main Memory. OPODIS 2015 . Ryan Berryhill, Wojciech Golab, and Mahesh Tripunitara. Robust Shared Objects for Non-Volatile Main Memory. OPODIS 2015."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2926697.2926704"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037721"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_2_1_9_1","volume-title":"INFLOW","author":"Chauhan Himanshu","year":"2016","unstructured":"Himanshu Chauhan , Irina Calciu , Vijay Chidambaram , Eric Schkufza , Onur Mutlu , and Pratap Subrahmanyam . NVMove : Helping Programmers Move to Byte-Based Persistence . INFLOW 2016 . Himanshu Chauhan, Irina Calciu, Vijay Chidambaram, Eric Schkufza, Onur Mutlu, and Pratap Subrahmanyam. NVMove: Helping Programmers Move to Byte-Based Persistence. INFLOW 2016."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.14778\/2752939.2752947"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133891"},{"key":"e_1_3_2_1_14_1","volume-title":"Vetter. Language-Based Optimizations for Persistence on Nonvolatile Main Memory Systems. IPDPS","author":"Denny Joel Edward","year":"2017","unstructured":"Joel Edward Denny , Seyong Lee , and Jeffrey S . Vetter. Language-Based Optimizations for Persistence on Nonvolatile Main Memory Systems. IPDPS 2017 . Joel Edward Denny, Seyong Lee, and Jeffrey S. Vetter. Language-Based Optimizations for Persistence on Nonvolatile Main Memory Systems. IPDPS 2017."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3178487.3178490"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3040223"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2928275.2933273"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/977400.978019"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810540"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/114005.102808"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/161468.161469"},{"key":"e_1_3_2_1_22_1","volume-title":"Revised Reprint","author":"Herlihy Maurice","year":"2012","unstructured":"Maurice Herlihy and Nir Shavit . The Art of Multiprocessor Programming , Revised Reprint . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 1 st edition, 2012 . Maurice Herlihy and Nir Shavit. The Art of Multiprocessor Programming, Revised Reprint. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1st edition, 2012.","edition":"1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/78969.78972"},{"key":"e_1_3_2_1_24_1","volume-title":"NVthreads: Practical Persistence for Multi-threaded Applications. EuroSys","author":"Ching-Hsiang Hsu Terry","year":"2017","unstructured":"Terry Ching-Hsiang Hsu , Helge Br\u00fcgner , Indrajit Roy , Kimberly Keeton , and Patrick Eugster . NVthreads: Practical Persistence for Multi-threaded Applications. EuroSys 2017 . Terry Ching-Hsiang Hsu, Helge Br\u00fcgner, Indrajit Roy, Kimberly Keeton, and Patrick Eugster. NVthreads: Practical Persistence for Multi-threaded Applications. EuroSys 2017."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel. Intel Architecture Instruction Set Extensions Programming Reference. https:\/\/software.intel.com\/sites\/default\/files\/managed\/b4\/3a\/319433-024.pdf.  Intel. Intel Architecture Instruction Set Extensions Programming Reference. https:\/\/software.intel.com\/sites\/default\/files\/managed\/b4\/3a\/319433-024.pdf."},{"key":"e_1_3_2_1_26_1","unstructured":"Intel. Intel64 and IA-32 Architectures Optimization Reference Manual. https:\/\/www-ssl.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/ manuals\/64-ia-32-architectures-optimization-manual.pdf.  Intel. Intel64 and IA-32 Architectures Optimization Reference Manual. https:\/\/www-ssl.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/ manuals\/64-ia-32-architectures-optimization-manual.pdf."},{"key":"e_1_3_2_1_27_1","unstructured":"Intel. Intel64 and IA-32 Architectures Software Developers Manuals Combined. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/ architectures-software-developer-manuals.html.  Intel. Intel64 and IA-32 Architectures Software Developers Manuals Combined. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/ architectures-software-developer-manuals.html."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872410"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53426-7_23"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872392"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941585"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872381"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_3_2_1_34_1","volume-title":"Sam H Noh. WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. FAST","author":"Lee Se Kwon","year":"2017","unstructured":"Se Kwon Lee , K Hyun Lim , Hyunsub Song , Beomseok Nam , and Sam H Noh. WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. FAST 2017 . Se Kwon Lee, K Hyun Lim, Hyunsub Song, Beomseok Nam, and Sam H Noh. WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. FAST 2017."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08867-9_37"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064215"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/248052.248106"},{"key":"e_1_3_2_1_39_1","unstructured":"Micron. 3D XPoint Technbology. https:\/\/www.micron.com\/about\/ our-innovation\/3d-xpoint-technology.  Micron. 3D XPoint Technbology. https:\/\/www.micron.com\/about\/ our-innovation\/3d-xpoint-technology."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915251"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2610384.2610402"},{"issue":"7191","key":"e_1_3_2_1_43_1","first-page":"80","volume":"453","author":"Strukov Dmitri B","year":"2008","unstructured":"Dmitri B Strukov , Gregory S Snider , Duncan R Stewart , and R Stanley Williams. The Missing Memristor Found. Nature , 453 ( 7191 ): 80 , 2008 . Dmitri B Strukov, Gregory S Snider, Duncan R Stewart, and R Stanley Williams. The Missing Memristor Found. Nature, 453(7191):80, 2008.","journal-title":"R Stanley Williams. The Missing Memristor Found. Nature"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555261"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_46_1","volume-title":"Bingsheng He. NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems. FAST","author":"Yang Jun","year":"2015","unstructured":"Jun Yang , Qingsong Wei , Cheng Chen , Chundong Wang , Khai Leong Yong , and Bingsheng He. NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems. FAST 2015 . Jun Yang, Qingsong Wei, Cheng Chen, Chundong Wang, Khai Leong Yong, and Bingsheng He. NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems. FAST 2015."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208275"}],"event":{"name":"SPAA '18: 30th ACM Symposium on Parallelism in Algorithms and Architectures","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture","EATCS European Association for Theoretical Computer Science"],"location":"Vienna Austria","acronym":"SPAA '18"},"container-title":["Proceedings of the 30th on Symposium on Parallelism in Algorithms and Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3210377.3210400","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3210377.3210400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:20Z","timestamp":1750210760000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3210377.3210400"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,11]]},"references-count":46,"alternative-id":["10.1145\/3210377.3210400","10.1145\/3210377"],"URL":"https:\/\/doi.org\/10.1145\/3210377.3210400","relation":{},"subject":[],"published":{"date-parts":[[2018,7,11]]},"assertion":[{"value":"2018-07-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}