{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:59:50Z","timestamp":1750309190833,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":50,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,4]],"date-time":"2018-06-04T00:00:00Z","timestamp":1528070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["KA 3171\/2-3"],"award-info":[{"award-number":["KA 3171\/2-3"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,4]]},"DOI":"10.1145\/3211890.3211898","type":"proceedings-article","created":{"date-parts":[[2018,6,13]],"date-time":"2018-06-13T15:30:32Z","timestamp":1528903832000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Dependable Non-Volatile Memory"],"prefix":"10.1145","author":[{"given":"Arthur","family":"Martens","sequence":"first","affiliation":[{"name":"TU Braunschweig, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rouven","family":"Scholz","sequence":"additional","affiliation":[{"name":"TU Braunschweig, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phil","family":"Lindow","sequence":"additional","affiliation":[{"name":"TU Braunschweig, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niklas","family":"Lehnfeld","sequence":"additional","affiliation":[{"name":"TU Braunschweig, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc A.","family":"Kastner","sequence":"additional","affiliation":[{"name":"TU Braunschweig, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R\u00fcdiger","family":"Kapitza","sequence":"additional","affiliation":[{"name":"TU Braunschweig, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2005. ATX12V Power Supply Design Guide. (2005). http:\/\/formfactors.org\/developer%5Cspecs%5CATX12V_PSDG_2_2_public_br2.pdf  2005. ATX12V Power Supply Design Guide. (2005). http:\/\/formfactors.org\/developer%5Cspecs%5CATX12V_PSDG_2_2_public_br2.pdf"},{"key":"e_1_3_2_1_2_1","unstructured":"2012. Viking Technology. ArxCis-NV (TM) Non-Volatile Memory Technology. http:\/\/www.vikingmodular.com\/products\/arxcis\/arxcis.html. (2012).  2012. Viking Technology. ArxCis-NV (TM) Non-Volatile Memory Technology. http:\/\/www.vikingmodular.com\/products\/arxcis\/arxcis.html. (2012)."},{"key":"e_1_3_2_1_3_1","unstructured":"2014. SNIA NVDIMM Messaging and FAQ. (2014).  2014. SNIA NVDIMM Messaging and FAQ. (2014)."},{"key":"e_1_3_2_1_4_1","unstructured":"2016. Advanced Configuration and Power Interface Specification (Version 6.1). http:\/\/www.uefi.org\/sites\/default\/files\/resources\/ACPI_6_1.pdf. (2016).  2016. Advanced Configuration and Power Interface Specification (Version 6.1). http:\/\/www.uefi.org\/sites\/default\/files\/resources\/ACPI_6_1.pdf. (2016)."},{"key":"e_1_3_2_1_5_1","unstructured":"2016. Intel 64 and IA-32 Architectures Software Developer's Manual. (2016).  2016. Intel 64 and IA-32 Architectures Software Developer's Manual. (2016)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2749441"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/LADC.2013.26"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379232"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2984019"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2015.2427832"},{"key":"e_1_3_2_1_12_1","unstructured":"Bj\u00f6rn Cassens Arthur Martens and R\u00fcdiger Kapitza. 2016. The Neverending Runtime: Using new Technologies for Ultra-Low Power Applications with an Unlimited Runtime. (2016). http:\/\/www.ewsn.org\/file-repository\/ewsn2016\/325_330_cassens.pdf?attredirects=0  Bj\u00f6rn Cassens Arthur Martens and R\u00fcdiger Kapitza. 2016. The Neverending Runtime: Using new Technologies for Ultra-Low Power Applications with an Unlimited Runtime. (2016). http:\/\/www.ewsn.org\/file-repository\/ewsn2016\/325_330_cassens.pdf?attredirects=0"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950380"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of the 2012 USENIX Annual Technical Conf.","volume":"12","author":"Correia Miguel","year":"2012","unstructured":"Miguel Correia , Daniel G\u00f3mez Ferro , Flavio P Junqueira , and Marco Serafini . 2012 . Practical hardening of crash-tolerant systems . In Proc. of the 2012 USENIX Annual Technical Conf. , Vol. 12 . Miguel Correia, Daniel G\u00f3mez Ferro, Flavio P Junqueira, and Marco Serafini. 2012. Practical hardening of crash-tolerant systems. In Proc. of the 2012 USENIX Annual Technical Conf., Vol. 12."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755933"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_21_1","volume-title":"Proc. of the BSDCan Conference","author":"Evans Jason","year":"2006","unstructured":"Jason Evans . 2006 . A scalable concurrent malloc (3) implementation for FreeBSD . In Proc. of the BSDCan Conference , Ottawa, Canada. Jason Evans. 2006. A scalable concurrent malloc (3) implementation for FreeBSD. In Proc. of the BSDCan Conference, Ottawa, Canada."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345241"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.49"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465383"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901325"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738239"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901339"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2349896.2349897"},{"key":"e_1_3_2_1_29_1","volume-title":"Proc. of the International Symposium on Workload Characterization (IISWC).","author":"Minh Chi Cao","year":"2008","unstructured":"Chi Cao Minh , JaeWoong Chung , Christos Kozyrakis , and Kunle Olukotun . 2008 . STAMP: Stanford transactional applications for multiprocessing . In Proc. of the International Symposium on Workload Characterization (IISWC). Chi Cao Minh, JaeWoong Chung, Christos Kozyrakis, and Kunle Olukotun. 2008. STAMP: Stanford transactional applications for multiprocessing. In Proc. of the International Symposium on Workload Characterization (IISWC)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1352592.1352616"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/971701.50214"},{"key":"e_1_3_2_1_34_1","volume-title":"d.}. Protecting Microcontrollers against Power Supply Imperfections. Philips Semiconductors. AN468, published","author":"Philips Semiconductors","year":"2001","unstructured":"Philips Semiconductors {n. d.}. Protecting Microcontrollers against Power Supply Imperfections. Philips Semiconductors. AN468, published in May 2001 . Philips Semiconductors {n. d.}. Protecting Microcontrollers against Power Supply Imperfections. Philips Semiconductors. AN468, published in May 2001."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/SRDS.2015.42"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357164"},{"key":"e_1_3_2_1_40_1","unstructured":"SNIA. 2015. NVM Programming Model. (2015). http:\/\/www.snia.org\/tech_activities\/standards\/curr_standards\/npm  SNIA. 2015. NVM Programming Model. (2015). http:\/\/www.snia.org\/tech_activities\/standards\/curr_standards\/npm"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389100"},{"volume-title":"Proc. of High Performance Computing, Networking, Storage and Analysis (SC).","author":"Sridharan V","key":"e_1_3_2_1_43_1","unstructured":"V Sridharan and D. Liberty . 2012. A study of DRAM failures in the field . In Proc. of High Performance Computing, Networking, Storage and Analysis (SC). V Sridharan and D. Liberty. 2012. A study of DRAM failures in the field. In Proc. of High Performance Computing, Networking, Storage and Analysis (SC)."},{"key":"e_1_3_2_1_44_1","unstructured":"PMDK team at Intel Corporation. {n. d.}. NVM Library. ({n. d.}). http:\/\/pmem.io\/nvml\/  PMDK team at Intel Corporation. {n. d.}. NVM Library. ({n. d.}). http:\/\/pmem.io\/nvml\/"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592810"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950379"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2016.7547178"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.27"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014881"}],"event":{"name":"SYSTOR '18: International Systems and Storage Conference","sponsor":["Technion Israel Institute of Technology","SIGOPS ACM Special Interest Group on Operating Systems","USENIX Assoc USENIX Assoc"],"location":"Haifa Israel","acronym":"SYSTOR '18"},"container-title":["Proceedings of the 11th ACM International Systems and Storage Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3211890.3211898","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3211890.3211898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:54:17Z","timestamp":1750287257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3211890.3211898"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,4]]},"references-count":50,"alternative-id":["10.1145\/3211890.3211898","10.1145\/3211890"],"URL":"https:\/\/doi.org\/10.1145\/3211890.3211898","relation":{},"subject":[],"published":{"date-parts":[[2018,6,4]]},"assertion":[{"value":"2018-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}