{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:59:50Z","timestamp":1750309190795,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T00:00:00Z","timestamp":1528675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,11]]},"DOI":"10.1145\/3211922.3211924","type":"proceedings-article","created":{"date-parts":[[2018,6,5]],"date-time":"2018-06-05T17:54:00Z","timestamp":1528221240000},"page":"1-3","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A case for hardware-supported sub-cache line accesses"],"prefix":"10.1145","author":[{"given":"Christopher","family":"Schmidt","sequence":"first","affiliation":[{"name":"Hasso Plattner Institute, Potsdam, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Markus","family":"Dreseler","sequence":"additional","affiliation":[{"name":"Hasso Plattner Institute, Potsdam, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Berkin","family":"Akin","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amithaba","family":"Roy","sequence":"additional","affiliation":[{"name":"Google"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1142473.1142548"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1376616.1376712"},{"volume-title":"2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 141--142","author":"Abel A.","key":"e_1_3_2_1_3_1","unstructured":"A. Abel and J. Reineke . 2014. Reverse engineering of cache replacement policies in Intel microprocessors and their evaluation . In 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 141--142 . A. Abel and J. Reineke. 2014. Reverse engineering of cache replacement policies in Intel microprocessors and their evaluation. In 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 141--142."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.13"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/645927.672367"},{"volume-title":"Proceedings of the 25th International Conference on Very Large Data Bases (VLDB '99)","author":"Ailamaki Anastasia","key":"e_1_3_2_1_6_1","unstructured":"Anastasia Ailamaki , David J. DeWitt , Mark D. Hill , and David A. Wood . 1999. DBMSs on a Modern Processor: Where Does Time Go? . In Proceedings of the 25th International Conference on Very Large Data Bases (VLDB '99) . Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 266--277. http:\/\/dl.acm.org\/citation.cfm?id=645925.671662 Anastasia Ailamaki, David J. DeWitt, Mark D. Hill, and David A. Wood. 1999. DBMSs on a Modern Processor: Where Does Time Go?. In Proceedings of the 25th International Conference on Very Large Data Bases (VLDB '99). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 266--277. http:\/\/dl.acm.org\/citation.cfm?id=645925.671662"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.35"},{"key":"e_1_3_2_1_8_1","first-page":"1","article-title":"Databases on Future Hardware (Dagstuhl Seminar 17101)","volume":"7","author":"Alonso Gustavo","year":"2017","unstructured":"Gustavo Alonso , Michaela Blott , and Jens Teubner . 2017 . Databases on Future Hardware (Dagstuhl Seminar 17101) . Dagstuhl Reports 7 , 3 (2017), 1 -- 18 . Gustavo Alonso, Michaela Blott, and Jens Teubner. 2017. Databases on Future Hardware (Dagstuhl Seminar 17101). Dagstuhl Reports 7, 3 (2017), 1--18.","journal-title":"Dagstuhl Reports"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2830689.2830705"},{"volume-title":"Proceedings Fifth International Symposium on High-Performance Computer Architecture. IEEE Comp Soc, 70--79","author":"Carter J.","key":"e_1_3_2_1_10_1","unstructured":"J. Carter , W. Hsieh , L. Stoller , M. Swanson , Lixin Zhang , E. Brunvand , A. Davis , Chen-Chi Kuo , R. Kuramkote , M. Parker , L. Schaelicke , and T. Tateyama . 1999. Impulse - Building a Smarter Memory Controller .. In Proceedings Fifth International Symposium on High-Performance Computer Architecture. IEEE Comp Soc, 70--79 . J. Carter, W. Hsieh, L. Stoller, M. Swanson, Lixin Zhang, E. Brunvand, A. Davis, Chen-Chi Kuo, R. Kuramkote, M. Parker, L. Schaelicke, and T. Tateyama. 1999. Impulse - Building a Smarter Memory Controller.. In Proceedings Fifth International Symposium on High-Performance Computer Architecture. IEEE Comp Soc, 70--79."},{"key":"e_1_3_2_1_12_1","volume-title":"Joint Workshop of HardBD (International Workshop on Big Data Management on Emerging Hardware) and Active (Workshop on Data Management on Virtualized Active Systems), in conjunction with ICDE (Apr","author":"Dreseler Markus","year":"2018","unstructured":"Markus Dreseler , Jan Kossmann , and Johannes Frohnhofen . 2018 . Using AVX-512 Mask Instructions to Double the Performance of Chained Table Scans . Joint Workshop of HardBD (International Workshop on Big Data Management on Emerging Hardware) and Active (Workshop on Data Management on Virtualized Active Systems), in conjunction with ICDE (Apr 2018), to appear. Markus Dreseler, Jan Kossmann, and Johannes Frohnhofen. 2018. Using AVX-512 Mask Instructions to Double the Performance of Chained Table Scans. Joint Workshop of HardBD (International Workshop on Big Data Management on Emerging Hardware) and Active (Workshop on Data Management on Virtualized Active Systems), in conjunction with ICDE (Apr 2018), to appear."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.14778\/1921071.1921077"},{"volume-title":"JEDEC Standard JESD235A: High Bandwidth Memory","author":"JEDEC.","key":"e_1_3_2_1_14_1","unstructured":"JEDEC. 2015. JEDEC Standard JESD235A: High Bandwidth Memory ( HBM) DRAM. JEDEC Solid State Technology Association, Virginia , USA. JEDEC. 2015. JEDEC Standard JESD235A: High Bandwidth Memory (HBM) DRAM. JEDEC Solid State Technology Association, Virginia, USA."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_16_1","volume-title":"Self-Driving Database Management Systems. In CIDR 2017, Conference on Innovative Data Systems Research. http:\/\/db.cs.cmu.edu\/papers\/2017\/p42-pavlo-cidr17","author":"Pavlo Andrew","year":"2017","unstructured":"Andrew Pavlo , Gustavo Angulo , Joy Arulraj , Haibin Lin , Jiexi Lin , Lin Ma , Prashanth Menon , Todd Mowry , Matthew Perron , Ian Quah , Siddharth Santurkar , Anthony Tomasic , Skye Toor , Dana Van Aken , Ziqi Wang , Yingjun Wu , Ran Xian , and Tieying Zhang . 2017 . Self-Driving Database Management Systems. In CIDR 2017, Conference on Innovative Data Systems Research. http:\/\/db.cs.cmu.edu\/papers\/2017\/p42-pavlo-cidr17 .pdf Andrew Pavlo, Gustavo Angulo, Joy Arulraj, Haibin Lin, Jiexi Lin, Lin Ma, Prashanth Menon, Todd Mowry, Matthew Perron, Ian Quah, Siddharth Santurkar, Anthony Tomasic, Skye Toor, Dana Van Aken, Ziqi Wang, Yingjun Wu, Ran Xian, and Tieying Zhang. 2017. Self-Driving Database Management Systems. In CIDR 2017, Conference on Innovative Data Systems Research. http:\/\/db.cs.cmu.edu\/papers\/2017\/p42-pavlo-cidr17.pdf"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2882916"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2771937.2771945"}],"event":{"name":"SIGMOD\/PODS '18: International Conference on Management of Data","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"],"location":"Houston Texas","acronym":"SIGMOD\/PODS '18"},"container-title":["Proceedings of the 14th International Workshop on Data Management on New Hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3211922.3211924","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3211922.3211924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:54:17Z","timestamp":1750287257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3211922.3211924"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,11]]},"references-count":19,"alternative-id":["10.1145\/3211922.3211924","10.1145\/3211922"],"URL":"https:\/\/doi.org\/10.1145\/3211922.3211924","relation":{},"subject":[],"published":{"date-parts":[[2018,6,11]]},"assertion":[{"value":"2018-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}