{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:22:56Z","timestamp":1773840176535,"version":"3.50.1"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2018,8,20]],"date-time":"2018-08-20T00:00:00Z","timestamp":1534723200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100007601","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["671668 and 688201"],"award-info":[{"award-number":["671668 and 688201"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2018,9,30]]},"abstract":"<jats:p>Side-channel attacks are a prominent threat to the security of embedded systems. To perform them, an adversary evaluates the goodness of fit of a set of key-dependent power consumption models to a collection of side-channel measurements taken from an actual device, identifying the secret key value as the one yielding the best-fitting model. In this work, we analyze for the first time the microarchitectural components of a 32-bit in-order RISC CPU, showing which one of them is accountable for unexpected side-channel information leakage. We classify the leakage sources, identifying the data serialization points in the microarchitecture and providing a set of hints that can be fruitfully exploited to generate implementations resistant against side-channel attacks, either writing or generating proper assembly code.<\/jats:p>","DOI":"10.1145\/3212719","type":"journal-article","created":{"date-parts":[[2018,8,20]],"date-time":"2018-08-20T12:11:42Z","timestamp":1534767102000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["A Comprehensive Side-Channel Information Leakage Analysis of an In-Order RISC CPU Microarchitecture"],"prefix":"10.1145","volume":"23","author":[{"given":"Davide","family":"Zoni","sequence":"first","affiliation":[{"name":"Politecnico di Milano, ITALY"}]},{"given":"Alessandro","family":"Barenghi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, ITALY"}]},{"given":"Gerardo","family":"Pelosi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, ITALY"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8294-730X","authenticated-orcid":false,"given":"William","family":"Fornaciari","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, ITALY"}]}],"member":"320","published-online":{"date-parts":[[2018,8,20]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488833"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228376"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593073"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744859"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2430320"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2014.09.030"},{"key":"e_1_2_1_7_1","volume-title":"Smart Card Research and Advanced Applications - 13th International Conference (CARDIS\u201914). Revised Selected Papers (LNCS)","author":"Balasch Josep"},{"key":"e_1_2_1_8_1","volume-title":"Cryptographic Hardware and Embedded Systems (CHES\u201915) (LNCS)","author":"Balasch Josep"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27954-6_2"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2013.02.021"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.219"},{"key":"e_1_2_1_12_1","volume-title":"The OpenCores OpenRISC 1000 Simulator and Tool Chain Installation Guide. Retrieved","author":"Bennet Jeremy","year":"2018"},{"key":"e_1_2_1_13_1","volume-title":"Cryptographic Hardware and Embedded Systems (CHES\u201904) (LNCS)","author":"Brier Eric"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs:20060112"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024947"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.225"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1070-9"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1015047.1015050"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0010-2"},{"key":"e_1_2_1_20_1","volume-title":"IT Security techniques. ISO\/IEC 18033-3:2010 and 29192-2:2012. Retrieved","author":"Fumy Walter","year":"2018"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2851486"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978353"},{"key":"e_1_2_1_23_1","volume-title":"International Cryptographic Module Conference.","author":"Becker George"},{"key":"e_1_2_1_25_1","volume-title":"NIST Non-Invasive Attack Testing Workshop (NIAT\u201911)","author":"Goodwill Gilbert","year":"2011"},{"key":"e_1_2_1_26_1","volume-title":"Patterson","author":"Hennessy John L.","year":"2011"},{"key":"e_1_2_1_27_1","unstructured":"Richard Herveille OpenCores Organization. 2010. Wishbone System-on-Chip (SoC) interconnection architecture for portable IP cores. Retrieved April 2018 from https:\/\/www.ohwr.org\/attachments\/179\/wbspec_b4.pdf.  Richard Herveille OpenCores Organization. 2010. Wishbone System-on-Chip (SoC) interconnection architecture for portable IP cores. Retrieved April 2018 from https:\/\/www.ohwr.org\/attachments\/179\/wbspec_b4.pdf."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_4"},{"key":"e_1_2_1_29_1","volume-title":"Advances in Cryptology (CRYPTO\u201903) (LNCS)","author":"Ishai Yuval"},{"key":"e_1_2_1_30_1","first-page":"1","volume-title":"OpenRISC Reference Platform SoC version 3. Retrieved","author":"Jullien Franck","year":"2018"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"e_1_2_1_32_1","volume-title":"Bare-metal introspection application for the AR100 controller of Allwinner A31 SoCs. Retrieved","author":"Kristiansson Stefan","year":"2018"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768567"},{"key":"e_1_2_1_34_1","volume-title":"Power Analysis Attacks - Revealing the Secrets of Smart Cards","author":"Mangard Stefan"},{"key":"e_1_2_1_35_1","volume-title":"The Designer\u2019s Guide to the Cortex-M Processor Family","author":"Martin Trevor","edition":"2"},{"key":"e_1_2_1_36_1","volume-title":"Smart","author":"May David","year":"2001"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70234"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177706717"},{"key":"e_1_2_1_40_1","volume-title":"OpenRISC 1000 architectural manual. Retrieved","author":"Community RISC","year":"2018"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/977403.978457"},{"key":"e_1_2_1_42_1","volume-title":"Cryptographic Hardware and Embedded Systems (CHES\u201911) (LNCS)","author":"Oswald David"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2009.44"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813626"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_15"},{"key":"e_1_2_1_46_1","volume-title":"Advances in Cryptology (CRYPTO\u201915)--Part I (LNCS)","author":"Reparaz Oscar"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.01.004"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2009.5270820"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065640"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855939"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3212719","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3212719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:43Z","timestamp":1750212463000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3212719"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,20]]},"references-count":49,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2018,9,30]]}},"alternative-id":["10.1145\/3212719"],"URL":"https:\/\/doi.org\/10.1145\/3212719","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,8,20]]},"assertion":[{"value":"2017-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-08-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}