{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:39Z","timestamp":1772724879552,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,2]],"date-time":"2018-06-02T00:00:00Z","timestamp":1527897600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,2]]},"DOI":"10.1145\/3214292.3214296","type":"proceedings-article","created":{"date-parts":[[2018,5,25]],"date-time":"2018-05-25T12:39:28Z","timestamp":1527251968000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["An MLP-aware leakage-free memory controller"],"prefix":"10.1145","author":[{"given":"Andrew","family":"Vuong","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Shafiee","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meysam","family":"Taassori","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_3_2_1_2_1","unstructured":"N. Chatterjee R. Balasubramonian M. Shevgoor S. Pugsley A. Udipi A. Shafiee K. Sudan M. Awasthi and Z. Chishti. 2012. USIMM: the Utah Simulated Memory Module. Technical Report. University of Utah. UUCS-12-002.  N. Chatterjee R. Balasubramonian M. Shevgoor S. Pugsley A. Udipi A. Shafiee K. Sudan M. Awasthi and Z. Chishti. 2012. USIMM: the Utah Simulated Memory Module. Technical Report. University of Utah. UUCS-12-002."},{"key":"e_1_3_2_1_3_1","unstructured":"Wind Company. 2007. Wind River Simics Full System Simulator. http:\/\/www.windriver.com\/products\/simics\/  Wind Company. 2007. Wind River Simics Full System Simulator. http:\/\/www.windriver.com\/products\/simics\/"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173204"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of HPCA.","author":"Hunger Casen","year":"2015","unstructured":"Casen Hunger , Mikhail Kazdagli , Ankit Rawat , Sriram Vishwanath , Alex Dimakis , and Mohit Tiwari . 2015 . Understanding Contention-driven Covert Channels and Using Them for Defense . In Proceedings of HPCA. Casen Hunger, Mikhail Kazdagli, Ankit Rawat, Sriram Vishwanath, Alex Dimakis, and Mohit Tiwari. 2015. Understanding Contention-driven Covert Channels and Using Them for Defense. In Proceedings of HPCA."},{"key":"e_1_3_2_1_6_1","volume-title":"SPEC CPU2006 Memory Characterization. http:\/\/www.jaleels.org\/ajaleel\/workload\/.","author":"Jaleel A.","year":"2018","unstructured":"A. Jaleel . 2018 (retrieved) . SPEC CPU2006 Memory Characterization. http:\/\/www.jaleels.org\/ajaleel\/workload\/. A. Jaleel. 2018 (retrieved). SPEC CPU2006 Memory Characterization. http:\/\/www.jaleels.org\/ajaleel\/workload\/."},{"key":"e_1_3_2_1_7_1","unstructured":"JEDEC. 2012. JESD79-4: JEDEC Standard DDR4 SDRAM.  JEDEC. 2012. JESD79-4: JEDEC Standard DDR4 SDRAM."},{"key":"e_1_3_2_1_8_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution, https:\/\/spectreattack.com\/spectre.pdf.","author":"Kocher P.","year":"2018","unstructured":"P. Kocher , D. Genkin , D. Gruss , W. Haas , M. Hamburg , M. Lipp , S. Mangard , T. Prescher , M. Schwarz , and Y. Yarom . 2018 . Spectre Attacks: Exploiting Speculative Execution, https:\/\/spectreattack.com\/spectre.pdf. P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. 2018. Spectre Attacks: Exploiting Speculative Execution, https:\/\/spectreattack.com\/spectre.pdf."},{"key":"e_1_3_2_1_9_1","unstructured":"KT Nguyen. 2016. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology.  KT Nguyen. 2016. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_11_1","unstructured":"D. Sanchez. 2018 (retrieved). ZSim Validation Data. http:\/\/zsim.csail.mit.edu\/validation\/time_series\/.  D. Sanchez. 2018 (retrieved). ZSim Validation Data. http:\/\/zsim.csail.mit.edu\/validation\/time_series\/."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830795"},{"key":"e_1_3_2_1_13_1","unstructured":"J. Stuecheli. 201"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of HPCA.","author":"Wang Yao","unstructured":"Yao Wang , Andrew Ferraiuolo , and G. Edward Suh . 2014. Timing Channel Protection for a Shared Memory Controller . In Proceedings of HPCA. Yao Wang, Andrew Ferraiuolo, and G. Edward Suh. 2014. Timing Channel Protection for a Shared Memory Controller. In Proceedings of HPCA."},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of HPCA.","author":"Wang Y.","unstructured":"Y. Wang , B. Wu , and G.E. Suh . 2017. Secure Dynamic Memory Scheduling Against Timing Channel Attacks . In Proceedings of HPCA. Y. Wang, B. Wu, and G.E. Suh. 2017. Secure Dynamic Memory Scheduling Against Timing Channel Attacks. In Proceedings of HPCA."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"HASP '18: Hardware and Architectural Support for Security and Privacy","location":"Los Angeles California","acronym":"HASP '18"},"container-title":["Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3214292.3214296","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3214292.3214296","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3214292.3214296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:54:19Z","timestamp":1750287259000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3214292.3214296"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,2]]},"references-count":19,"alternative-id":["10.1145\/3214292.3214296","10.1145\/3214292"],"URL":"https:\/\/doi.org\/10.1145\/3214292.3214296","relation":{},"subject":[],"published":{"date-parts":[[2018,6,2]]},"assertion":[{"value":"2018-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}