{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T03:30:22Z","timestamp":1772595022541,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,2]],"date-time":"2018-06-02T00:00:00Z","timestamp":1527897600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Semiconductor Research Corporation","award":["2727.001"],"award-info":[{"award-number":["2727.001"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS- 1722557, DGE-1723687, CCF-1718474"],"award-info":[{"award-number":["CNS- 1722557, DGE-1723687, CCF-1718474"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"DARPA Young Faculty Award","award":["D15AP00089"],"award-info":[{"award-number":["D15AP00089"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,2]]},"DOI":"10.1145\/3214292.3214302","type":"proceedings-article","created":{"date-parts":[[2018,5,25]],"date-time":"2018-05-25T12:39:28Z","timestamp":1527251968000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Fault injection attacks on emerging non-volatile memory and countermeasures"],"prefix":"10.1145","author":[{"given":"Mohammad Nasim Imtiaz","family":"Khan","sequence":"first","affiliation":[{"name":"The Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"A. Nigam C. W. Smullen V. Mohan E. Chen S. Gurumurthi and M. R. Stan \"Delivering on the promise of universal memory for spin-transfer torque ram (STT-RAM) \" in IEEE\/ACM International Symposium on Low Power Electronics and Design pp. 121--126 Aug 2011. A. Nigam C. W. Smullen V. Mohan E. Chen S. Gurumurthi and M. R. Stan \"Delivering on the promise of universal memory for spin-transfer torque ram (STT-RAM) \" in IEEE\/ACM International Symposium on Low Power Electronics and Design pp. 121--126 Aug 2011.","DOI":"10.1109\/ISLPED.2011.5993623"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"D. C. Worledge G. Hu P. L. Trouilloud D. W. Abraham S. Brown M. C. Gaidis J. Nowak E.J. O'Sullivan R. P. Robertazzi J. Z. Sun and W.J. Gallagher \"Switching distributions and write reliability of perpendicular spin torque MRAM \" in 2010 International Electron Devices Meeting pp. 12.5.1--12.5.4 Dec 2010. D. C. Worledge G. Hu P. L. Trouilloud D. W. Abraham S. Brown M. C. Gaidis J. Nowak E.J. O'Sullivan R. P. Robertazzi J. Z. Sun and W.J. Gallagher \"Switching distributions and write reliability of perpendicular spin torque MRAM \" in 2010 International Electron Devices Meeting pp. 12.5.1--12.5.4 Dec 2010.","DOI":"10.1109\/IEDM.2010.5703349"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Y. Wu S. Yu X. Guan and H. S. P. Wong \"Recent progress of resistive switching random access memory (RRAM) \" in 2012 IEEE Silicon Nanoelectronics Workshop (SNW) pp. 1--4 June 2012. Y. Wu S. Yu X. Guan and H. S. P. Wong \"Recent progress of resistive switching random access memory (RRAM) \" in 2012 IEEE Silicon Nanoelectronics Workshop (SNW) pp. 1--4 June 2012.","DOI":"10.1109\/SNW.2012.6243331"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.825805"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Y. M. Kang and S. Y. Lee \"The challenges and directions for the mass-production of highly-reliable high-density 1T1C FRAM \" in 2008 17th IEEE International Symposium on the Applications of Ferroelectrics vol. 1 pp. 1--2 Feb 2008. Y. M. Kang and S. Y. Lee \"The challenges and directions for the mass-production of highly-reliable high-density 1T1C FRAM \" in 2008 17th IEEE International Symposium on the Applications of Ferroelectrics vol. 1 pp. 1--2 Feb 2008.","DOI":"10.1109\/ISAF.2008.4693959"},{"key":"e_1_3_2_1_6_1","unstructured":"\"16Mb 256K x 16 MRAM Memory - Everspin.\" https:\/\/www.everspin.com\/file\/882\/download 2015. {Online; accessed May-03-2018}. \"16Mb 256K x 16 MRAM Memory - Everspin.\" https:\/\/www.everspin.com\/file\/882\/download 2015. {Online; accessed May-03-2018}."},{"key":"e_1_3_2_1_7_1","unstructured":"\"RM24C256DS 256-Kbit 1.65V Minimum Non-volatile Serial EEPROM I2C Bus.\" http:\/\/www.adestotech.com\/wp-content\/uploads\/RM24C256DS_085.pdf 2016. {Online; accessed May-03-2018}. \"RM24C256DS 256-Kbit 1.65V Minimum Non-volatile Serial EEPROM I2C Bus.\" http:\/\/www.adestotech.com\/wp-content\/uploads\/RM24C256DS_085.pdf 2016. {Online; accessed May-03-2018}."},{"key":"e_1_3_2_1_8_1","unstructured":"\"Intel Optane Memory Series.\" https:\/\/ark.intel.com\/products\/97544\/Intel-Optane-Memory-Series-16GB-M_2--80mm-PCIe-3_0-20nm-3D-Xpoint 2015. {Online; accessed May-03-2018}. \"Intel Optane Memory Series.\" https:\/\/ark.intel.com\/products\/97544\/Intel-Optane-Memory-Series-16GB-M_2--80mm-PCIe-3_0-20nm-3D-Xpoint 2015. {Online; accessed May-03-2018}."},{"key":"e_1_3_2_1_9_1","unstructured":"\"FM28V102A 1-Mbit (64 K X 16) F-RAM Memory.\" http:\/\/www.cypress.com\/file\/140901\/download 2015. {Online; accessed May-03-2018}. \"FM28V102A 1-Mbit (64 K X 16) F-RAM Memory.\" http:\/\/www.cypress.com\/file\/140901\/download 2015. {Online; accessed May-03-2018}."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039420"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0026-x"},{"key":"e_1_3_2_1_13_1","first-page":"125","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Motaman S.","year":"2018"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744909"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980064"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"K. Shamsi and Y. Jin \"Security of emerging non-volatile memories: Attacks and defenses \" in 2016 IEEE 34th VLSI Test Symposium (VTS) pp. 1--4 April 2016. K. Shamsi and Y. Jin \"Security of emerging non-volatile memories: Attacks and defenses \" in 2016 IEEE 34th VLSI Test Symposium (VTS) pp. 1--4 April 2016.","DOI":"10.1109\/VTS.2016.7477293"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"M. N. I. Khan S. Bhasin A. Yuan A. Chattopadhyay and S. Ghosh \"Side-channel attack on STTRAM based cache for cryptographic application \" in 2017 IEEE International Conference on Computer Design (ICCD) pp. 33--40 Nov 2017. M. N. I. Khan S. Bhasin A. Yuan A. Chattopadhyay and S. Ghosh \"Side-channel attack on STTRAM based cache for cryptographic application \" in 2017 IEEE International Conference on Computer Design (ICCD) pp. 33--40 Nov 2017.","DOI":"10.1109\/ICCD.2017.14"},{"key":"e_1_3_2_1_18_1","first-page":"262","volume-title":"DATE '17","author":"Aluru R. K."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"M.-J. Lee C. B. Lee D. Lee S. R. Lee M. Chang J. H. Hur Y.-B. Kim C.-J. Kim D. H. Seo S. Seo U.-I. Chung I.-K. Yoo and K. Kim \"A fast high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5-x\/TaO2-x bilayer structures \" Nature Materials vol. 10 pp. 625 EP - Jul 2011. Article. M.-J. Lee C. B. Lee D. Lee S. R. Lee M. Chang J. H. Hur Y.-B. Kim C.-J. Kim D. H. Seo S. Seo U.-I. Chung I.-K. Yoo and K. Kim \"A fast high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5-x\/TaO2-x bilayer structures \" Nature Materials vol. 10 pp. 625 EP - Jul 2011. Article.","DOI":"10.1038\/nmat3070"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0165-6"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Y. Cai S. Ghose Y. Luo K. Mai O. Mutlu and E. F. Haratsch \"Vulnerabilities in MLC NAND flash memory programming: Experimental analysis exploits and mitigation techniques \" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) pp. 49--60 Feb 2017. Y. Cai S. Ghose Y. Luo K. Mai O. Mutlu and E. F. Haratsch \"Vulnerabilities in MLC NAND flash memory programming: Experimental analysis exploits and mitigation techniques \" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) pp. 49--60 Feb 2017.","DOI":"10.1109\/HPCA.2017.61"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"e_1_3_2_1_23_1","unstructured":"\"Interconnect: Capacitance and Resistance for 65nm technology.\" http:\/\/ptm.asu.edu\/ 2005. {Online; accessed May-03-2018}. \"Interconnect: Capacitance and Resistance for 65nm technology.\" http:\/\/ptm.asu.edu\/ 2005. {Online; accessed May-03-2018}."},{"key":"e_1_3_2_1_24_1","unstructured":"\"Wire Capacitance and Resistance Calculator for 65nm.\" http:\/\/users.ece.utexas.edu\/~mcdermot\/vlsi-2\/Wire_Capacitance_and_Resistance_65nm.xls 2008. {Online; accessed May-03-2018}. \"Wire Capacitance and Resistance Calculator for 65nm.\" http:\/\/users.ece.utexas.edu\/~mcdermot\/vlsi-2\/Wire_Capacitance_and_Resistance_65nm.xls 2008. {Online; accessed May-03-2018}."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"I. Shao J. M. Cotte B. Haran A. W. Topol E. E. Simonyi C. Cabral and H. Deligianni \"An alternative low resistance MOL technology with electroplated rhodium as contact plugs for 32nm CMOS and beyond \" in 2007 IEEE International Interconnect Technology Conferencee pp. 102--104 June 2007. I. Shao J. M. Cotte B. Haran A. W. Topol E. E. Simonyi C. Cabral and H. Deligianni \"An alternative low resistance MOL technology with electroplated rhodium as contact plugs for 32nm CMOS and beyond \" in 2007 IEEE International Interconnect Technology Conferencee pp. 102--104 June 2007.","DOI":"10.1109\/IITC.2007.382360"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"X. Li W. Zhao Y. Cao Z. Zhu J. Song D. Bang C. C. Wang S. H. Kang J. Wang M. Nowak and N. Yu \"Pathfinding for 22nm CMOS designs using Predictive Technology Models\" in 2009 IEEE Custom Integrated Circuits Conference pp. 227--230 Sept 2009. X. Li W. Zhao Y. Cao Z. Zhu J. Song D. Bang C. C. Wang S. H. Kang J. Wang M. Nowak and N. Yu \"Pathfinding for 22nm CMOS designs using Predictive Technology Models\" in 2009 IEEE Custom Integrated Circuits Conference pp. 227--230 Sept 2009.","DOI":"10.1109\/CICC.2009.5280845"},{"key":"e_1_3_2_1_27_1","volume-title":"Filed January 5th, 2007","author":"Happ T. D.","year":"2009"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2358998"}],"event":{"name":"HASP '18: Hardware and Architectural Support for Security and Privacy","location":"Los Angeles California","acronym":"HASP '18"},"container-title":["Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3214292.3214302","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3214292.3214302","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3214292.3214302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T19:30:21Z","timestamp":1751657421000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3214292.3214302"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,2]]},"references-count":28,"alternative-id":["10.1145\/3214292.3214302","10.1145\/3214292"],"URL":"https:\/\/doi.org\/10.1145\/3214292.3214302","relation":{},"subject":[],"published":{"date-parts":[[2018,6,2]]},"assertion":[{"value":"2018-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}