{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:57:26Z","timestamp":1750309046215,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T00:00:00Z","timestamp":1532304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,23]]},"DOI":"10.1145\/3218603.3218608","type":"proceedings-article","created":{"date-parts":[[2019,2,19]],"date-time":"2019-02-19T20:59:18Z","timestamp":1550609958000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Intrinsic and Database-free Watermarking in ICs by Exploiting Process and Design Dependent Variability in Metal-Oxide-Metal Capacitances"],"prefix":"10.1145","author":[{"given":"Ahish","family":"Shylendra","sequence":"first","affiliation":[{"name":"University of Illinois at Chicago, Chiacgo, Illinois"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"University of florida, Gainesville, Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit Ranjan","family":"Trivedi","sequence":"additional","affiliation":[{"name":"University of Illinois at Chicago, Chicago, Illinois"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2555238"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"issue":"99","key":"e_1_3_2_1_5_1","first-page":"1","article-title":"Current Mirror Array: A Novel Circuit Topology for Combining Physical Unclonable Function and Machine Learning","author":"Wang Z.","unstructured":"Z. Wang , \" Current Mirror Array: A Novel Circuit Topology for Combining Physical Unclonable Function and Machine Learning ,\" in IEEE Transactions on Circuits and Systems I: Regular Papers , vol. PPno. 99 , pp. 1 -- 13 . Z. Wang et al., \"Current Mirror Array: A Novel Circuit Topology for Combining Physical Unclonable Function and Machine Learning,\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. PPno. 99, pp. 1--13.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_2_1_6_1","unstructured":"https:\/\/ihsmarkit.com\/research-analysis\/costly-counterfeit-electronic-components-in-the-supply-chain-can-also-be-a-safety-concern.html.  https:\/\/ihsmarkit.com\/research-analysis\/costly-counterfeit-electronic-components-in-the-supply-chain-can-also-be-a-safety-concern.html."},{"key":"e_1_3_2_1_7_1","first-page":"97","volume-title":"Korea (South)","author":"Ma Q.","year":"2018","unstructured":"Q. Ma , C. Gu , N. Hanley , C. Wang , W. Liu and M. O'Neill , \"A machine learning attack resistant multi-PUF design on FPGA,\" 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), Jeju , Korea (South) , 2018 , pp. 97 -- 104 . Q. Ma, C. Gu, N. Hanley, C. Wang, W. Liu and M. O'Neill, \"A machine learning attack resistant multi-PUF design on FPGA,\" 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), Jeju, Korea (South), 2018, pp. 97--104."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2326556"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"PiRA: IC authentication utilizing intrinsic variations in pin resistance,\" 2015 IEEE International Test Conference (ITC)","author":"Basak A.","year":"2015","unstructured":"A. Basak , F. Zhang and S. Bhunia , \" PiRA: IC authentication utilizing intrinsic variations in pin resistance,\" 2015 IEEE International Test Conference (ITC) , Anaheim, CA , 2015 , pp. 1 -- 8 . A. Basak, F. Zhang and S. Bhunia, \"PiRA: IC authentication utilizing intrinsic variations in pin resistance,\" 2015 IEEE International Test Conference (ITC), Anaheim, CA, 2015, pp. 1--8."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2537824"},{"key":"e_1_3_2_1_11_1","unstructured":"TCAD Sentaurus Device Manual USA CA Mountain View:Synopsys Inc. 2017.  TCAD Sentaurus Device Manual USA CA Mountain View:Synopsys Inc. 2017."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384025"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609849"},{"key":"e_1_3_2_1_15_1","first-page":"C62","article-title":"A 12b 70MS\/s SAR ADC with digital startup calibration in 14nm CMOS","author":"Lee C. C.","year":"2015","unstructured":"C. C. Lee , C. Y. Lu , R. Narayanaswamy and J. B. Rizk , \" A 12b 70MS\/s SAR ADC with digital startup calibration in 14nm CMOS ,\" in Symposium on VLSI Circuits , 2015 , pp. C62 - C63 . C. C. Lee, C. Y. Lu, R. Narayanaswamy and J. B. Rizk, \"A 12b 70MS\/s SAR ADC with digital startup calibration in 14nm CMOS,\" in Symposium on VLSI Circuits, 2015, pp. C62-C63.","journal-title":"Symposium on VLSI Circuits"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"}],"event":{"name":"ISLPED '18: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Seattle WA USA","acronym":"ISLPED '18"},"container-title":["Proceedings of the International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218608","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218608","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:29:30Z","timestamp":1750285770000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218608"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,23]]},"references-count":16,"alternative-id":["10.1145\/3218603.3218608","10.1145\/3218603"],"URL":"https:\/\/doi.org\/10.1145\/3218603.3218608","relation":{},"subject":[],"published":{"date-parts":[[2018,7,23]]},"assertion":[{"value":"2018-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}