{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T12:17:03Z","timestamp":1760098623146,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T00:00:00Z","timestamp":1532304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100008873","name":"Catalyst Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008873","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1453142"],"award-info":[{"award-number":["CCF-1453142"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-18-C-0017"],"award-info":[{"award-number":["HR0011-18-C-0017"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,23]]},"DOI":"10.1145\/3218603.3218624","type":"proceedings-article","created":{"date-parts":[[2018,7,24]],"date-time":"2018-07-24T15:13:54Z","timestamp":1532445234000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Blacklist Core"],"prefix":"10.1145","author":[{"given":"Sheng","family":"Zhang","sequence":"first","affiliation":[{"name":"Columbia University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Tang","sequence":"additional","affiliation":[{"name":"Columbia University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhewei","family":"Jiang","sequence":"additional","affiliation":[{"name":"Columbia University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simha","family":"Sethumadhavan","sequence":"additional","affiliation":[{"name":"Columbia University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[{"name":"Columbia University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"USENIX Security Symposium","author":"Tang A.","year":"2017","unstructured":"A. Tang , S. Sethumadhavan , and S. Stolfo , \" CLKSCREW: exposing the perils of security-oblivious energy management \". USENIX Security Symposium , 2017 . A. Tang, S. Sethumadhavan, and S. Stolfo, \"CLKSCREW: exposing the perils of security-oblivious energy management\". USENIX Security Symposium, 2017."},{"key":"e_1_3_2_1_2_1","volume-title":"ARM Technical White Paper","author":"Security ARM.","year":"2009","unstructured":"ARM. Security Technology - Building a Secure System using TrustZone Technology . ARM Technical White Paper , 2009 . ARM. Security Technology - Building a Secure System using TrustZone Technology. ARM Technical White Paper, 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627658"},{"key":"e_1_3_2_1_4_1","first-page":"215","volume":"2","author":"Pallipadi V.","year":"2006","unstructured":"V. Pallipadi , and A. Starikovskiy , \"The on-demand governor.\" Linux Symposium , 2006 , vol. 2 , sn, pp. 215 -- 230 . V. Pallipadi, and A. Starikovskiy, \"The on-demand governor.\" Linux Symposium, 2006, vol. 2, sn, pp. 215--230.","journal-title":"\"The on-demand governor.\" Linux Symposium"},{"key":"e_1_3_2_1_5_1","volume-title":"Saving power through heterogeneous multiprocessing and task context migration,\" ACM\/IEEE Design Automation Conference (DAC)","author":"Jeff B.","year":"2012","unstructured":"B. Jeff , \"big. LITTLE system architecture from arm : Saving power through heterogeneous multiprocessing and task context migration,\" ACM\/IEEE Design Automation Conference (DAC) , 2012 B. Jeff, \"big.LITTLE system architecture from arm: Saving power through heterogeneous multiprocessing and task context migration,\" ACM\/IEEE Design Automation Conference (DAC), 2012"},{"key":"e_1_3_2_1_6_1","unstructured":"Intel The Engine for Digital Transformation in the Data Center. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/xeon-e 5-brief.pdf. Intel Product Brief.  Intel The Engine for Digital Transformation in the Data Center. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/xeon-e 5-brief.pdf. Intel Product Brief."},{"key":"e_1_3_2_1_7_1","volume-title":"Jul","author":"QUALCOMM.","year":"2013","unstructured":"QUALCOMM. Snapdragon S4 Processors: System on Chip Solutions for a New Mobile Age. https:\/\/www.qualcomm.com\/documents\/snapdragon-s4-processors-system-chip-solutions-new-mobile-age , Jul 2013 . QUALCOMM. Snapdragon S4 Processors: System on Chip Solutions for a New Mobile Age. https:\/\/www.qualcomm.com\/documents\/snapdragon-s4-processors-system-chip-solutions-new-mobile-age, Jul 2013."},{"key":"e_1_3_2_1_8_1","volume-title":"Innovative technology for CPU based attestation and sealing,\" International workshop on hardware and architectural support for security and privacy (HASP)","author":"Anati I.","year":"2013","unstructured":"I. Anati , , \" Innovative technology for CPU based attestation and sealing,\" International workshop on hardware and architectural support for security and privacy (HASP) , 2013 , vol. 13 . I. Anati, et al., \"Innovative technology for CPU based attestation and sealing,\" International workshop on hardware and architectural support for security and privacy (HASP), 2013, vol. 13."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"R. Kumar V. Kursun \"Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits \" IEEE Transactions on Circuits and Systems II: Express Briefs. 2006 Oct;53(10):1078--82.  R. Kumar V. Kursun \"Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits \" IEEE Transactions on Circuits and Systems II: Express Briefs. 2006 Oct;53(10):1078--82.","DOI":"10.1109\/TCSII.2006.882218"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"D. E. Rumelhart etal \"Learning representations by back-propagating errors \" Nature. 1986 Oct; 323(6088):533.  D. E. Rumelhart et al. \"Learning representations by back-propagating errors \" Nature. 1986 Oct; 323(6088):533.","DOI":"10.1038\/323533a0"},{"key":"e_1_3_2_1_11_1","volume-title":"Within-a-Cycle In-situ Error Detection and Correction Technique,\" IEEE Journal of Solid-State Circuits","author":"Kim S.","year":"2015","unstructured":"S. Kim , M. Seok , \" Variation-Tolerant Near-threshold Microprocessor Design with Low-Overhead , Within-a-Cycle In-situ Error Detection and Correction Technique,\" IEEE Journal of Solid-State Circuits , 2015 S. Kim, M. Seok, \"Variation-Tolerant Near-threshold Microprocessor Design with Low-Overhead, Within-a-Cycle In-situ Error Detection and Correction Technique,\" IEEE Journal of Solid-State Circuits, 2015"},{"key":"e_1_3_2_1_12_1","volume-title":"A 450mV Timing-Margin-Free Waveform Sorter based on Body Swapping Error Correction,\" IEEE Symposium on VLSI Circuits (VLSI)","author":"Kim S.","year":"2016","unstructured":"S. Kim , , \" A 450mV Timing-Margin-Free Waveform Sorter based on Body Swapping Error Correction,\" IEEE Symposium on VLSI Circuits (VLSI) , 2016 S. Kim, et al., \"A 450mV Timing-Margin-Free Waveform Sorter based on Body Swapping Error Correction,\" IEEE Symposium on VLSI Circuits (VLSI), 2016"},{"key":"e_1_3_2_1_13_1","volume-title":"Near-Vt Adaptive Microprocessor and Power-Management-Unit System based on Direct Error Regulation,\" European Solid-State Circuits Conference (ESSCIRC)","author":"Kim S.","year":"2017","unstructured":"S. Kim , , \" Near-Vt Adaptive Microprocessor and Power-Management-Unit System based on Direct Error Regulation,\" European Solid-State Circuits Conference (ESSCIRC) , 2017 S. Kim, et al., \"Near-Vt Adaptive Microprocessor and Power-Management-Unit System based on Direct Error Regulation,\" European Solid-State Circuits Conference (ESSCIRC), 2017"},{"key":"e_1_3_2_1_14_1","volume-title":"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance,\" IEEE Symposium on VLSI Circuits (VLSI)","author":"Tschanz J.","year":"2009","unstructured":"J. Tschanz , , \" Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance,\" IEEE Symposium on VLSI Circuits (VLSI) , 2009 J. Tschanz, et al., \"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance,\" IEEE Symposium on VLSI Circuits (VLSI), 2009"},{"key":"e_1_3_2_1_15_1","volume-title":"A RISC-V vector processor with tightly-integrated switched-capacitor DC-DC converters in 28nm FDSOI,\" IEEE Symposium on VLSI Circuits","author":"Zimmer B.","year":"2015","unstructured":"B. Zimmer , , \" A RISC-V vector processor with tightly-integrated switched-capacitor DC-DC converters in 28nm FDSOI,\" IEEE Symposium on VLSI Circuits , 2015 B. Zimmer, et al., \"A RISC-V vector processor with tightly-integrated switched-capacitor DC-DC converters in 28nm FDSOI,\" IEEE Symposium on VLSI Circuits, 2015"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"X. Sun etal \"A Combined All-Digital PLL-Buck Slack Regulation System with Autonomous CCM\/DCM Transition Control and 82% Average VoltageMargin Reduction in a 0.6-to-1.0V Cortex-M0 Processor \" IEEE International Solid-State Circuits Conference (ISSCC) 2018  X. Sun et al. \"A Combined All-Digital PLL-Buck Slack Regulation System with Autonomous CCM\/DCM Transition Control and 82% Average VoltageMargin Reduction in a 0.6-to-1.0V Cortex-M0 Processor \" IEEE International Solid-State Circuits Conference (ISSCC) 2018","DOI":"10.1109\/ISSCC.2018.8310304"},{"key":"e_1_3_2_1_17_1","unstructured":"Introducing NVIDA Tegra 4i. URL: http:\/\/phx.corporateir.net\/External.File?item=UGFyZW50SUQ9MTcyNDc2fENoaWxkSUQ9LTF8VHlwZT0z&t=1  Introducing NVIDA Tegra 4i. URL: http:\/\/phx.corporateir.net\/External.File?item=UGFyZW50SUQ9MTcyNDc2fENoaWxkSUQ9LTF8VHlwZT0z&t=1"}],"event":{"name":"ISLPED '18: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Seattle WA USA","acronym":"ISLPED '18"},"container-title":["Proceedings of the International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218624","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218624","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:04Z","timestamp":1750212424000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218624"}},"subtitle":["Machine-Learning Based Dynamic Operating-Performance-Point Blacklisting for Mitigating Power-Management Security Attacks"],"short-title":[],"issued":{"date-parts":[[2018,7,23]]},"references-count":17,"alternative-id":["10.1145\/3218603.3218624","10.1145\/3218603"],"URL":"https:\/\/doi.org\/10.1145\/3218603.3218624","relation":{},"subject":[],"published":{"date-parts":[[2018,7,23]]},"assertion":[{"value":"2018-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}