{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:44:47Z","timestamp":1759146287094,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T00:00:00Z","timestamp":1532304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,23]]},"DOI":"10.1145\/3218603.3218635","type":"proceedings-article","created":{"date-parts":[[2019,2,19]],"date-time":"2019-02-19T20:59:18Z","timestamp":1550609958000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["SPONGE"],"prefix":"10.1145","author":[{"given":"Hossein","family":"Farrokhbakht","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Sharif University of Technology, Tehran, IR"}]},{"given":"Hadi Mardani","family":"Kamali","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S."}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, CA"}]},{"given":"Shaahin","family":"Hessabi","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sharif University of Technology, Tehran, IR"}]}],"member":"320","published-online":{"date-parts":[[2018,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.23"},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"TooT: an efficient and scalable power-gating method for NoC routers,\" in Proc. of IEEE\/ACM Tenth Int'l Symp. on Networks-on-Chip (NOCS)","author":"Farrokhbakht H.","year":"2016","unstructured":"H. Farrokhbakht , M. Taram , B. Khaleghi and S. Hessabi , \" TooT: an efficient and scalable power-gating method for NoC routers,\" in Proc. of IEEE\/ACM Tenth Int'l Symp. on Networks-on-Chip (NOCS) , pp. 1 -- 8 , 2016 . H. Farrokhbakht, M. Taram, B. Khaleghi and S. Hessabi, \"TooT: an efficient and scalable power-gating method for NoC routers,\" in Proc. of IEEE\/ACM Tenth Int'l Symp. on Networks-on-Chip (NOCS), pp. 1--8, 2016."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"AdapNoC: A fast and flexible FPGA-based NoC simulator,\" in IEEE 26th Int'l Conf. on Field Programmable Logic and Applications (FPL)","author":"Kamali H. M.","year":"2016","unstructured":"H. M. Kamali and S. Hessabi , \" AdapNoC: A fast and flexible FPGA-based NoC simulator,\" in IEEE 26th Int'l Conf. on Field Programmable Logic and Applications (FPL) , pp. 1 -- 8 , 2016 . H. M. Kamali and S. Hessabi, \"AdapNoC: A fast and flexible FPGA-based NoC simulator,\" in IEEE 26th Int'l Conf. on Field Programmable Logic and Applications (FPL), pp. 1--8, 2016."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2735399"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_3_2_1_10_1","first-page":"55","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Matsutani H.","year":"2008","unstructured":"H. Matsutani , M. Koibuchi , H. Amano , D. Wang , \"Run-Time Power Gating of On-Chip Routers using Look-Ahead Routing,\" in in Asia and South Pacific Design Automation Conference (ASP-DAC) , pp. 55 -- 60 , 2008 . H. Matsutani, M. Koibuchi, H. Amano, D. Wang, \"Run-Time Power Gating of On-Chip Routers using Look-Ahead Routing,\" in in Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 55--60, 2008."},{"key":"e_1_3_2_1_11_1","first-page":"378","volume-title":"Towards Non-Blocking Power-Gating of NoC Routers,\" in IEEE 21st Int'l Symp. on High Performance Computer Architecture (HPCA)","author":"Chen L.","year":"2015","unstructured":"L. Chen , D. Zhu , M. Pedram , T. M. Pinkston , \"Power Punch : Towards Non-Blocking Power-Gating of NoC Routers,\" in IEEE 21st Int'l Symp. on High Performance Computer Architecture (HPCA) , pp. 378 -- 389 , 2015 . L. Chen, D. Zhu, M. Pedram, T. M. Pinkston, \"Power Punch: Towards Non-Blocking Power-Gating of NoC Routers,\" in IEEE 21st Int'l Symp. on High Performance Computer Architecture (HPCA), pp. 378--389, 2015."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130231"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_15_1","first-page":"296","volume-title":"Minimizing performance penalty for power-gating of Clos network-on-chip,\" in IEEE 20th Int'l Symp. on High Performance Computer Architecture (HPCA)","author":"Chen L.","year":"2014","unstructured":"L. Chen , L. Zhao , R. Wang , T. M. Pinkston , \"MP3 : Minimizing performance penalty for power-gating of Clos network-on-chip,\" in IEEE 20th Int'l Symp. on High Performance Computer Architecture (HPCA) , pp. 296 -- 307 , 2014 . L. Chen, L. Zhao, R. Wang, T. M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip,\" in IEEE 20th Int'l Symp. on High Performance Computer Architecture (HPCA), pp. 296--307, 2014."},{"key":"e_1_3_2_1_16_1","first-page":"109","volume-title":"Synthetic traffic models capturing cache coherent behaviour,\" in ACM\/IEEE 41st Int'l Symp. on Computer Architecture (ISCA)","author":"Badr M.","year":"2014","unstructured":"M. Badr and N. D. Enright Jerger , \"SynFull : Synthetic traffic models capturing cache coherent behaviour,\" in ACM\/IEEE 41st Int'l Symp. on Computer Architecture (ISCA) , pp. 109 -- 120 , 2014 . M. Badr and N. D. Enright Jerger, \"SynFull: Synthetic traffic models capturing cache coherent behaviour,\" in ACM\/IEEE 41st Int'l Symp. on Computer Architecture (ISCA), pp. 109--120, 2014."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786595"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024932"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593187"},{"key":"e_1_3_2_1_22_1","first-page":"1527","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Mirhosseini A.","year":"2015","unstructured":"A. Mirhosseini , energy-efficient virtual channel power-gating mechanism for on-chip networks,\" in Design , Automation & Test in Europe Conference & Exhibition (DATE) , pp. 1527 -- 1532 , 2015 . A. Mirhosseini, et al., \"An energy-efficient virtual channel power-gating mechanism for on-chip networks,\" in Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1527--1532, 2015."},{"key":"e_1_3_2_1_23_1","first-page":"86","volume-title":"A Detailed and Flexible Cycle-Accurate NoC Simulator,\" in Performance Analysis of Systems and Software (ISPASS)","author":"Nan J.","year":"2013","unstructured":"J. Nan , \" A Detailed and Flexible Cycle-Accurate NoC Simulator,\" in Performance Analysis of Systems and Software (ISPASS) , pp. 86 -- 96 , 2013 . J. Nan et al., \"A Detailed and Flexible Cycle-Accurate NoC Simulator,\" in Performance Analysis of Systems and Software (ISPASS), pp. 86--96, 2013."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"}],"event":{"name":"ISLPED '18: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Seattle WA USA","acronym":"ISLPED '18"},"container-title":["Proceedings of the International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218635","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:04Z","timestamp":1750212424000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218635"}},"subtitle":["A Scalable Pivot-based On\/Off Gating Engine for Reducing Static Power in NoC Routers"],"short-title":[],"issued":{"date-parts":[[2018,7,23]]},"references-count":24,"alternative-id":["10.1145\/3218603.3218635","10.1145\/3218603"],"URL":"https:\/\/doi.org\/10.1145\/3218603.3218635","relation":{},"subject":[],"published":{"date-parts":[[2018,7,23]]},"assertion":[{"value":"2018-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}