{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T12:56:31Z","timestamp":1769345791919,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T00:00:00Z","timestamp":1532304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,23]]},"DOI":"10.1145\/3218603.3218638","type":"proceedings-article","created":{"date-parts":[[2018,7,24]],"date-time":"2018-07-24T15:13:54Z","timestamp":1532445234000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Designing Efficient Imprecise Adders using Multi-bit Approximate Building Blocks"],"prefix":"10.1145","author":[{"given":"Sarvenaz","family":"Tajasob","sequence":"first","affiliation":[{"name":"K.N. Toosi University of Technology"}]},{"given":"Morteza","family":"Rezaalipour","sequence":"additional","affiliation":[{"name":"K.N. Toosi University of Technology"}]},{"given":"Masoud","family":"Dehyadegari","sequence":"additional","affiliation":[{"name":"K.N. Toosi University of Technology"}]},{"given":"Mahdi Nazm","family":"Bojnordi","sequence":"additional","affiliation":[{"name":"School of Computing, University of Utah, Salt Lake City"}]}],"member":"320","published-online":{"date-parts":[[2018,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"2017 IEEE International Symposium on. IEEE","author":"Esposito D.","year":"2017","unstructured":"D. Esposito , D. De Caro , E. Napoli , N. Petra , and A. G. Strollo , \" On the use of approximate adders in carry-save multiplier-accumulators,\" in Circuits and Systems (ISCAS) , 2017 IEEE International Symposium on. IEEE , 2017 , pp. 1 -- 4 . D. Esposito, D. De Caro, E. Napoli, N. Petra, and A. G. Strollo, \"On the use of approximate adders in carry-save multiplier-accumulators,\" in Circuits and Systems (ISCAS), 2017 IEEE International Symposium on. IEEE, 2017, pp. 1--4."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2317180"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.176"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"2013 18th IEEE European. IEEE","author":"Han J.","year":"2013","unstructured":"J. Han and M. Orshansky , \" Approximate computing: An emerging paradigm for energy-efficient design,\" in Test Symposium (ETS) , 2013 18th IEEE European. IEEE , 2013 , pp. 1 -- 6 . J. Han and M. Orshansky, \"Approximate computing: An emerging paradigm for energy-efficient design,\" in Test Symposium (ETS), 2013 18th IEEE European. IEEE, 2013, pp. 1--6."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020591"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"e_1_3_2_1_8_1","first-page":"409","volume-title":"Impact: imprecise adders for low-power approximate computing,\" in Proceedings of the 17th IEEE\/ACM international symposium on Low-power electronics and design","author":"Gupta V.","year":"2011","unstructured":"V. Gupta , D. Mohapatra , S. P. Park , A. Raghunathan , and K. Roy , \" Impact: imprecise adders for low-power approximate computing,\" in Proceedings of the 17th IEEE\/ACM international symposium on Low-power electronics and design . IEEE Press , 2011 , pp. 409 -- 414 . V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, \"Impact: imprecise adders for low-power approximate computing,\" in Proceedings of the 17th IEEE\/ACM international symposium on Low-power electronics and design. IEEE Press, 2011, pp. 409--414."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"e_1_3_2_1_10_1","volume-title":"Digital integrated circuits. Prentice hall Englewood Cliffs","author":"Rabaey J. M.","year":"2002","unstructured":"J. M. Rabaey , A. P. Chandrakasan , and B. Nikolic , Digital integrated circuits. Prentice hall Englewood Cliffs , 2002 , vol. 2 . J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, Digital integrated circuits. Prentice hall Englewood Cliffs, 2002, vol. 2."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971962"},{"key":"e_1_3_2_1_12_1","first-page":"145","volume-title":"2015 IEEE\/ACM International Symposium on. IEEE","author":"Yang Z.","year":"2015","unstructured":"Z. Yang , J. Han , and F. Lombardi , \" Transmission gate-based approximate adders for inexact computing\" in Nanoscale Architectures (NANOARCH) , 2015 IEEE\/ACM International Symposium on. IEEE , 2015 , pp. 145 -- 150 . Z. Yang, J. Han, and F. Lombardi, \"Transmission gate-based approximate adders for inexact computing\" in Nanoscale Architectures (NANOARCH), 2015 IEEE\/ACM International Symposium on. IEEE, 2015, pp. 145--150."},{"key":"e_1_3_2_1_13_1","first-page":"690","volume-title":"2013 13th IEEE Conference on. IEEE","author":"Yang Z.","year":"2013","unstructured":"Z. Yang , A. Jain , J. Liang , J. Han , and F. Lombardi , \" Approximate xor\/xnor-based adders for inexact computing,\" in Nanotechnology (IEEE-NANO) , 2013 13th IEEE Conference on. IEEE , 2013 , pp. 690 -- 693 . Z. Yang, A. Jain, J. Liang, J. Han, and F. Lombardi, \"Approximate xor\/xnor-based adders for inexact computing,\" in Nanotechnology (IEEE-NANO), 2013 13th IEEE Conference on. IEEE, 2013, pp. 690--693."},{"key":"e_1_3_2_1_14_1","volume-title":"ISCAS'99","author":"Mahmoud H. A.","year":"1999","unstructured":"H. A. Mahmoud and M. A. Bayoumi , \" A 10-transistor low-power high-speed full adder cell,\" in Circuits and Systems, 1999 . ISCAS'99 . Proceedings of the 1999 IEEE International Symposium on, vol. 1. IEEE, 1999, pp. 43--46. H. A. Mahmoud and M. A. Bayoumi, \"A 10-transistor low-power high-speed full adder cell,\" in Circuits and Systems, 1999. ISCAS'99. Proceedings of the 1999 IEEE International Symposium on, vol. 1. IEEE, 1999, pp. 43--46."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895509"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"e_1_3_2_1_18_1","article-title":"Rap-cla: A reconfigurable approximate carry look-ahead adder","author":"Akbari O.","year":"2017","unstructured":"O. Akbari , M. Kamal , A. Afzali-Kusha , and M. Pedram , \" Rap-cla: A reconfigurable approximate carry look-ahead adder \" IEEE Transactions on Circuits and Systems II: Express Briefs , 2017 . O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram, \"Rap-cla: A reconfigurable approximate carry look-ahead adder\" IEEE Transactions on Circuits and Systems II: Express Briefs, 2017.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"e_1_3_2_1_19_1","first-page":"1449","volume-title":"Automation & Test in Europe Conference & Exhibition. EDA Consortium","author":"Hu J.","year":"2015","unstructured":"J. Hu and W. Qian , \" A new approximate adder with low relative error and correct sign calculation,\" in Proceedings of the 2015 Design , Automation & Test in Europe Conference & Exhibition. EDA Consortium , 2015 , pp. 1449 -- 1454 . J. Hu and W. Qian, \"A new approximate adder with low relative error and correct sign calculation,\" in Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition. EDA Consortium, 2015, pp. 1449--1454."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1956.tb03835.x"},{"key":"e_1_3_2_1_22_1","unstructured":"I. Artisan Components \"Tsmc0.18μm standard cell library\"  I. Artisan Components \"Tsmc0.18μm standard cell library\""}],"event":{"name":"ISLPED '18: International Symposium on Low Power Electronics and Design","location":"Seattle WA USA","acronym":"ISLPED '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218638","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:04Z","timestamp":1750212424000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218638"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,23]]},"references-count":22,"alternative-id":["10.1145\/3218603.3218638","10.1145\/3218603"],"URL":"https:\/\/doi.org\/10.1145\/3218603.3218638","relation":{},"subject":[],"published":{"date-parts":[[2018,7,23]]},"assertion":[{"value":"2018-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}