{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,6]],"date-time":"2026-07-06T16:51:46Z","timestamp":1783356706852,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T00:00:00Z","timestamp":1532304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,23]]},"DOI":"10.1145\/3218603.3218640","type":"proceedings-article","created":{"date-parts":[[2019,2,19]],"date-time":"2019-02-19T20:59:18Z","timestamp":1550609958000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":85,"title":["Computing in memory with FeFETs"],"prefix":"10.1145","author":[{"given":"Dayane","family":"Reis","sequence":"first","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Niemier","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"X. Sharon","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-01481-9"},{"issue":"4","key":"e_1_3_2_1_2_1","first-page":"1009","article-title":"A 28 nm configurable memory (tcam\/bcam\/sram) using push-rule 6t bit cell enabling logic-in-memory","volume":"51","author":"Jeloka S.","year":"2016","journal-title":"JSSC"},{"issue":"4","key":"e_1_3_2_1_3_1","first-page":"915","article-title":"In-memory computation of a machine learning classifier in a standard 6t sram array","volume":"52","author":"Zhang J.","year":"2017","journal-title":"JSSC"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"e_1_3_2_1_5_1","volume-title":"Carnegie Mellon University","author":"McCartney M. P.","year":"2014"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"issue":"4","key":"e_1_3_2_1_7_1","first-page":"635","article-title":"Logic design within memristive memories using memristor-aided logic (magic)","volume":"15","author":"Talati N.","year":"2016","journal-title":"TNANO"},{"key":"e_1_3_2_1_8_1","unstructured":"V. Seshadri et al. Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using DRAM. CoRR abs\/1611.09988 2016.  V. Seshadri et al. Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using DRAM. CoRR abs\/1611.09988 2016."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"issue":"6","key":"e_1_3_2_1_10_1","first-page":"805","article-title":"Physics-based circuit-compatible spice model for ferroelectric transistors","volume":"37","author":"Aziz A.","year":"2016","journal-title":"IEEE Electron Device Lett."},{"issue":"1","key":"e_1_3_2_1_11_1","first-page":"5","article-title":"Landau-khalatnikov simulations for ferroelectric switching in ferroelectric random access memory application","volume":"46","author":"Song T.","year":"2005","journal-title":"JKPS"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2748992"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2290117"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967037"},{"key":"e_1_3_2_1_16_1","first-page":"1444","volume-title":"DATE","author":"Yin X.","year":"2017"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858415"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"e_1_3_2_1_19_1","unstructured":"ITRS. Design. Technical report 2007.  ITRS. Design. Technical report 2007."},{"key":"e_1_3_2_1_20_1","volume-title":"DATE","author":"Poremba M.","year":"2015"},{"key":"e_1_3_2_1_21_1","first-page":"1092","volume-title":"DATE","author":"Shirinzadeh S.","year":"2017"}],"event":{"name":"ISLPED '18: International Symposium on Low Power Electronics and Design","location":"Seattle WA USA","acronym":"ISLPED '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218640","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:04Z","timestamp":1750212424000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218640"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,23]]},"references-count":21,"alternative-id":["10.1145\/3218603.3218640","10.1145\/3218603"],"URL":"https:\/\/doi.org\/10.1145\/3218603.3218640","relation":{},"subject":[],"published":{"date-parts":[[2018,7,23]]},"assertion":[{"value":"2018-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}