{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T15:09:32Z","timestamp":1782400172399,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T00:00:00Z","timestamp":1532304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,23]]},"DOI":"10.1145\/3218603.3218645","type":"proceedings-article","created":{"date-parts":[[2019,2,19]],"date-time":"2019-02-19T20:59:18Z","timestamp":1550609958000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support"],"prefix":"10.1145","author":[{"given":"Srivatsa","family":"Srinivasa","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akshay Krishna","family":"Ramanathan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei-Hao","family":"Chen","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fu-Kuo","family":"Hsueh","sequence":"additional","affiliation":[{"name":"National Nano Device Laboratories, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chih-Chao","family":"Yang","sequence":"additional","affiliation":[{"name":"National Nano Device Laboratories, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chang-Hong","family":"Shen","sequence":"additional","affiliation":[{"name":"National Nano Device Laboratories, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jia-Min","family":"Shieh","sequence":"additional","affiliation":[{"name":"National Nano Device Laboratories, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sumeet","family":"Gupta","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Meng-Fan Marvin","family":"Chang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jack","family":"Sampson","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Yuan Chou etal 2004. Microarchitecture Optimizations for Exploiting Memory-Level Parallelism. ISCA. (Jun. 2004)   Yuan Chou et al. 2004. Microarchitecture Optimizations for Exploiting Memory-Level Parallelism. ISCA. (Jun. 2004)","DOI":"10.1145\/1028176.1006708"},{"key":"e_1_3_2_1_3_1","unstructured":"S. Keckler. Life after Dennard and how I learned to love the picojoule (keynote speech). MICRO-44  S. Keckler. Life after Dennard and how I learned to love the picojoule (keynote speech). MICRO-44"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"J. Jeddeloh and B. Keeth. 2012. Hybrid memory cube new DRAM architecture increases density and performance. VISIT.  J. Jeddeloh and B. Keeth. 2012. Hybrid memory cube new DRAM architecture increases density and performance. VISIT.","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"S. Aga etal 2017. Compute caches. HPCA. (Feb. 2017)  S. Aga et al. 2017. Compute caches. HPCA. (Feb. 2017)","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"V. Khwa etal 2018. A 65nm 4Kb Algorithm-Dependent Computing-in-Memory SRAM Unit-Macro with 2.3ns and 55.8 TOPS\/W Fully Parallel Product-Sum Operation for Binary DNN Edge Processors. ISSCC. (Feb. 2018)  V. Khwa et al. 2018. A 65nm 4Kb Algorithm-Dependent Computing-in-Memory SRAM Unit-Macro with 2.3ns and 55.8 TOPS\/W Fully Parallel Product-Sum Operation for Binary DNN Edge Processors. ISSCC. (Feb. 2018)","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"e_1_3_2_1_11_1","unstructured":"P. Batude etal 2011. IEDM.  P. Batude et al. 2011. IEDM."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"F.-K. Hsueh etal 2017. TSV-free FinFet-based Monolithic 3D+-IC with Computing-in-Memory SRAM Cell for Intelligent IoT Devices. IEDM.  F.-K. Hsueh et al. 2017. TSV-free FinFet-based Monolithic 3D+-IC with Computing-in-Memory SRAM Cell for Intelligent IoT Devices. IEDM.","DOI":"10.1109\/IEDM.2017.8268380"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"H. H. Nho etal 2008. A high-speed low-power 3D-SRAM architecture. IEEE CICC. (Sep. 2008) 201--204.  H. H. Nho et al. 2008. A high-speed low-power 3D-SRAM architecture. IEEE CICC. (Sep. 2008) 201--204.","DOI":"10.1109\/CICC.2008.4672058"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Joonho Kong etal 2017. Architecting Large-Scale SRAM Arrays with Monolithic 3D Integration. ISLPED.  Joonho Kong et al. 2017. Architecting Large-Scale SRAM Arrays with Monolithic 3D Integration. ISLPED.","DOI":"10.1109\/ISLPED.2017.8009157"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"C. Liu and S. K. Lim. 2012. Ultra-High Density 3D SRAM Cell Designs for Monolithic 3D Integration. IITC.  C. Liu and S. K. Lim. 2012. Ultra-High Density 3D SRAM Cell Designs for Monolithic 3D Integration. IITC.","DOI":"10.1109\/IITC.2012.6251581"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"M. Brocard etal 2016. High density SRAM bitcell architecture in 3D sequential CoolCube\u2122 14nm technology.  M. Brocard et al. 2016. High density SRAM bitcell architecture in 3D sequential CoolCube\u2122 14nm technology.","DOI":"10.1109\/S3S.2016.7804376"},{"key":"e_1_3_2_1_17_1","unstructured":"A. Agrawal etal 2017. X-Sram. arXiv:1712.05096.  A. Agrawal et al. 2017. X-Sram. arXiv:1712.05096."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Srivatsa Srinivasa etal 2018 Compact 3D-SRAM Memory with Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3D integration. TVLSI.  Srivatsa Srinivasa et al. 2018 Compact 3D-SRAM Memory with Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3D integration. TVLSI.","DOI":"10.1109\/TVLSI.2017.2787562"},{"key":"e_1_3_2_1_19_1","unstructured":"Predictive Technology Model. Available: http:\/\/ptm.asu.edu\/  Predictive Technology Model. Available: http:\/\/ptm.asu.edu\/"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Zheng Guo etal 2018. A 23.6Mb\/mm2 SRAM in 10nm FinFET technology with pulsed PMOS TVC and stepped-WL for low-voltage applications. ISSCC.  Zheng Guo et al. 2018. A 23.6Mb\/mm2 SRAM in 10nm FinFET technology with pulsed PMOS TVC and stepped-WL for low-voltage applications. ISSCC.","DOI":"10.1109\/ISSCC.2018.8310251"},{"key":"e_1_3_2_1_21_1","volume-title":"Cacti 3.0: An integrated cache timing, power and area model","author":"Shivakumar P.","year":"2001","unstructured":"P. Shivakumar and N. P. Jouppi . Cacti 3.0: An integrated cache timing, power and area model . August 2001 . P. Shivakumar and N. P. Jouppi. Cacti 3.0: An integrated cache timing, power and area model. August 2001."}],"event":{"name":"ISLPED '18: International Symposium on Low Power Electronics and Design","location":"Seattle WA USA","acronym":"ISLPED '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218645","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:05Z","timestamp":1750212425000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218645"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,23]]},"references-count":21,"alternative-id":["10.1145\/3218603.3218645","10.1145\/3218603"],"URL":"https:\/\/doi.org\/10.1145\/3218603.3218645","relation":{},"subject":[],"published":{"date-parts":[[2018,7,23]]},"assertion":[{"value":"2018-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}