{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T07:30:34Z","timestamp":1770535834985,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T00:00:00Z","timestamp":1532304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["D16AP00109"],"award-info":[{"award-number":["D16AP00109"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,23]]},"DOI":"10.1145\/3218603.3218653","type":"proceedings-article","created":{"date-parts":[[2019,2,19]],"date-time":"2019-02-19T20:59:18Z","timestamp":1550609958000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Dual Mode Ferroelectric Transistor based Non-Volatile Flip-Flops for Intermittently-Powered Systems"],"prefix":"10.1145","author":[{"given":"S. K.","family":"Thirumala","sequence":"first","affiliation":[{"name":"Purdue University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Raha","sequence":"additional","affiliation":[{"name":"Intel Corp. amd Purdue University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Jayakumar","sequence":"additional","affiliation":[{"name":"Qualcomm Inc. amd Purdue University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Ma","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Narayanan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"Purdue University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. K.","family":"Gupta","sequence":"additional","affiliation":[{"name":"Purdue University and Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2631644"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840882"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2700249"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2175943"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"issue":"11","key":"e_1_3_2_1_7_1","first-page":"3155","article-title":"Energy\/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design","volume":"61","author":"Kazi I.","year":"2014","unstructured":"I. Kazi , \" Energy\/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design \" IEEE Trans. On Cir. and sys. I: Reg. Papers (TCAS) , 61 ( 11 ), pp. 3155 -- 3164 , 2014 . I. Kazi et al., \"Energy\/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design\" IEEE Trans. On Cir. and sys. I: Reg. Papers (TCAS), 61(11), pp. 3155--3164, 2014.","journal-title":"I: Reg. Papers (TCAS)"},{"key":"e_1_3_2_1_8_1","first-page":"21","volume-title":"IEEE Asian Solid-State Circuits Conf. (A-SSCC)","author":"Kimura H.","year":"2014","unstructured":"H. Kimura A 2. 4 pJ ferroelectric-based non-volatile flip-flop with 10-year data retention capability,\" in Proc . IEEE Asian Solid-State Circuits Conf. (A-SSCC) , pp. 21 -- 24 , 2014 . H. Kimura et al., \"A 2.4 pJ ferroelectric-based non-volatile flip-flop with 10-year data retention capability,\" in Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), pp. 21--24, 2014."},{"key":"e_1_3_2_1_9_1","first-page":"24.5.1","volume-title":"Ferroelectricity in Hafnium Oxide: CMOS Compatible Ferroelectric Field Effect Transistors,\" IEEE IEDM","author":"B\u00f6scke T.","year":"2011","unstructured":"T. B\u00f6scke , \" Ferroelectricity in Hafnium Oxide: CMOS Compatible Ferroelectric Field Effect Transistors,\" IEEE IEDM , pp. 24.5.1 -- 24.5.4 , 2011 . T. B\u00f6scke et al., \"Ferroelectricity in Hafnium Oxide: CMOS Compatible Ferroelectric Field Effect Transistors,\" IEEE IEDM, pp. 24.5.1--24.5.4, 2011."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934603"},{"issue":"6","key":"e_1_3_2_1_12_1","first-page":"805","article-title":"Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors","volume":"37","author":"Aziz A.","year":"2016","unstructured":"A. Aziz , \" Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors \", in IEEE Elec. Dev. Letts. , 37 ( 6 ), pp. 805 -- 808 , 2016 . A. Aziz et al., \"Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors\", in IEEE Elec. Dev. Letts., 37(6), pp. 805--808, 2016.","journal-title":"IEEE Elec. Dev. Letts."},{"key":"e_1_3_2_1_13_1","first-page":"12.3.1","volume-title":"IEDM","author":"Kobayashi M.","year":"2016","unstructured":"M. Kobayashi study on polarization-limited operation speed of negative capacitance FET with ferroelectric HfO2 \", IEDM , pp. 12.3.1 -- 12.3.4 , Dec 2016 . M. Kobayashi et al., \"Experimental study on polarization-limited operation speed of negative capacitance FET with ferroelectric HfO2\", IEDM, pp. 12.3.1--12.3.4, Dec 2016."},{"key":"e_1_3_2_1_14_1","volume-title":"April","author":"Boddhu V.","year":"2017","unstructured":"V. Boddhu , \" Molecular dynamics study of ferroelectric domain nucleation and domain switching dynamics\" Scientific Reports , April 2017 . V. Boddhu et al., \"Molecular dynamics study of ferroelectric domain nucleation and domain switching dynamics\" Scientific Reports, April 2017."},{"key":"e_1_3_2_1_15_1","volume-title":"IEDM","author":"Khan A. I.","year":"2011","unstructured":"A. I. Khan : Capacitance tuning & antiferroelectric operation \", IEDM , 2011 . A. I. Khan et al., \"Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelectric operation\", IEDM, 2011."},{"key":"e_1_3_2_1_16_1","unstructured":"https:\/\/newsroom.intel.com\/newsroom\/wp-content\/uploads\/sites\/11\/2017\/03\/Kaizad-Mistry-2017-Manufacturing.pdf  https:\/\/newsroom.intel.com\/newsroom\/wp-content\/uploads\/sites\/11\/2017\/03\/Kaizad-Mistry-2017-Manufacturing.pdf"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2717929"},{"key":"e_1_3_2_1_18_1","volume-title":"Res. Cof. (DRC)","author":"Thirumala S. K.","year":"2018","unstructured":"S. K. Thirumala : Device-Circuit Implications\" IEEE Dev . Res. Cof. (DRC) , 2018 . S. K. Thirumala et al., \"Gate Leakage in Non-Volatile Ferroelectric Transistors: Device-Circuit Implications\" IEEE Dev. Res. Cof. (DRC), 2018."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2767033"},{"key":"e_1_3_2_1_20_1","unstructured":"https:\/\/www.mosis.com\/files\/scmos\/scmos.pdf  https:\/\/www.mosis.com\/files\/scmos\/scmos.pdf"},{"key":"e_1_3_2_1_21_1","unstructured":"Texas Instruments. \"MSP430FR573x Mixed-Signal-Microcontroller\"  Texas Instruments. \"MSP430FR573x Mixed-Signal-Microcontroller\""},{"issue":"6","key":"e_1_3_2_1_22_1","first-page":"1","article-title":"Symmetric 2-D-Memory Access to Multidimensional Data","volume":"26","author":"George S.","year":"2018","unstructured":"S. George , \" Symmetric 2-D-Memory Access to Multidimensional Data \" IEEE Trans. on VLSI Systems (TVLSI) , 26 ( 6 ), pp. 1 -- 11 , 2018 . S. George et al., \"Symmetric 2-D-Memory Access to Multidimensional Data\" IEEE Trans. on VLSI Systems (TVLSI), 26(6), pp. 1--11, 2018.","journal-title":"IEEE Trans. on VLSI Systems (TVLSI)"}],"event":{"name":"ISLPED '18: International Symposium on Low Power Electronics and Design","location":"Seattle WA USA","acronym":"ISLPED '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218653","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218653","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:05Z","timestamp":1750212425000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218653"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,23]]},"references-count":22,"alternative-id":["10.1145\/3218603.3218653","10.1145\/3218603"],"URL":"https:\/\/doi.org\/10.1145\/3218603.3218653","relation":{},"subject":[],"published":{"date-parts":[[2018,7,23]]},"assertion":[{"value":"2018-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}