{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:51Z","timestamp":1750221231683,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T00:00:00Z","timestamp":1532304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2016R1A2B4015329, 2015M3D1A1070465"],"award-info":[{"award-number":["2016R1A2B4015329, 2015M3D1A1070465"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10077445"],"award-info":[{"award-number":["10077445"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,23]]},"DOI":"10.1145\/3218603.3218654","type":"proceedings-article","created":{"date-parts":[[2019,2,19]],"date-time":"2019-02-19T20:59:18Z","timestamp":1550609958000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Spin Orbit Torque Device based Stochastic Multi-bit Synapses for On-chip STDP Learning"],"prefix":"10.1145","author":[{"given":"Gyuseong","family":"Kang","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, Korea"}]},{"given":"Yunho","family":"Jang","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, Korea"}]},{"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, Korea"}]}],"member":"320","published-online":{"date-parts":[[2018,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2014.09.003"},{"key":"e_1_3_2_1_2_1","volume-title":"Comput. Neurosci.","volume":"9","author":"Diehl P. U.","year":"2015","unstructured":"P. U. Diehl and M. Cook , \" Unsupervised learning of digit recognition using spike-timing-dependent plasticity,\" Front . Comput. Neurosci. , vol. 9 , 2015 . P. U. Diehl and M. Cook, \"Unsupervised learning of digit recognition using spike-timing-dependent plasticity,\" Front. Comput. Neurosci., vol. 9, 2015."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2016.09.071"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"s Seo et al., \"A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons,\" in 2011 IEEE Custom Integrated Circuits Conference (CICC)","author":"J.","year":"2011","unstructured":"J. s Seo et al., \"A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons,\" in 2011 IEEE Custom Integrated Circuits Conference (CICC) , 2011 , pp. 1 -- 4 . J. s Seo et al., \"A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons,\" in 2011 IEEE Custom Integrated Circuits Conference (CICC), 2011, pp. 1--4."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2894756"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2414423"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1038\/srep29545"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.6.064003"},{"key":"e_1_3_2_1_9_1","volume-title":"Neurosci.","volume":"8","author":"Bill J.","year":"2014","unstructured":"J. Bill and R. Legenstein , \" A compound memristive synapse model for statistical learning through STDP in spiking neural networks,\" Front . Neurosci. , vol. 8 , 2014 . J. Bill and R. Legenstein, \"A compound memristive synapse model for statistical learning through STDP in spiking neural networks,\" Front. Neurosci., vol. 8, 2014."},{"key":"e_1_3_2_1_10_1","first-page":"173","volume-title":"Stochastic spintronic device based synapses and spiking neurons for neuromorphic computation,\" in 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","author":"Zhang D.","year":"2016","unstructured":"D. Zhang , L. Zeng , Y. Zhang , W. Zhao , and J. O. Klein , \" Stochastic spintronic device based synapses and spiking neurons for neuromorphic computation,\" in 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) , 2016 , pp. 173 -- 178 . D. Zhang, L. Zeng, Y. Zhang, W. Zhao, and J. O. Klein, \"Stochastic spintronic device based synapses and spiking neurons for neuromorphic computation,\" in 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), 2016, pp. 173--178."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00422-006-0068-6"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2533298"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4866186"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1038\/nrn2634"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1038\/nrn1888"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_2_1_18_1","first-page":"397","volume-title":"ICCD 2004. Proceedings.","author":"Huang Z.","year":"2004","unstructured":"Z. Huang and P. Zhong , \" An architectural power estimator for analog-to-digital converters,\" in IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004 . ICCD 2004. Proceedings. , 2004 , pp. 397 -- 400 . Z. Huang and P. Zhong, \"An architectural power estimator for analog-to-digital converters,\" in IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings., 2004, pp. 397--400."},{"key":"e_1_3_2_1_19_1","first-page":"1","volume-title":"A technology-agnostic MTJ SPICE model with user-defined dimensions for STT-MRAM scalability studies,\" in 2015 IEEE Custom Integrated Circuits Conference (CICC)","author":"Kim J.","year":"2015","unstructured":"J. Kim , A. Chen , B. Behin-Aein , S. Kumar , J. P. Wang , and C. H. Kim , \" A technology-agnostic MTJ SPICE model with user-defined dimensions for STT-MRAM scalability studies,\" in 2015 IEEE Custom Integrated Circuits Conference (CICC) , 2015 , pp. 1 -- 4 . J. Kim, A. Chen, B. Behin-Aein, S. Kumar, J. P. Wang, and C. H. Kim, \"A technology-agnostic MTJ SPICE model with user-defined dimensions for STT-MRAM scalability studies,\" in 2015 IEEE Custom Integrated Circuits Conference (CICC), 2015, pp. 1--4."}],"event":{"name":"ISLPED '18: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Seattle WA USA","acronym":"ISLPED '18"},"container-title":["Proceedings of the International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218654","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3218603.3218654","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:05Z","timestamp":1750212425000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3218603.3218654"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,23]]},"references-count":19,"alternative-id":["10.1145\/3218603.3218654","10.1145\/3218603"],"URL":"https:\/\/doi.org\/10.1145\/3218603.3218654","relation":{},"subject":[],"published":{"date-parts":[[2018,7,23]]},"assertion":[{"value":"2018-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}