{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:05Z","timestamp":1750221185199,"version":"3.41.0"},"reference-count":68,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2018,7,31]],"date-time":"2018-07-31T00:00:00Z","timestamp":1532995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1740126"],"award-info":[{"award-number":["1740126"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Semiconductor Research Corporation nCORE"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2018,7,31]]},"abstract":"<jats:p>In this article, we propose an &lt;u&gt;I&lt;\/u&gt;n-&lt;u&gt;M&lt;\/u&gt;emory &lt;u&gt;Flex&lt;\/u&gt;ible &lt;u&gt;Com&lt;\/u&gt;puting platform (IMFlexCom) using a novel Spin Orbit Torque Magnetic Random Access Memory (SOT-MRAM) array architecture, which could work in dual mode: memory mode and computing mode. Such intrinsic in-memory logic (AND\/OR\/XOR) could be used to process data within memory to greatly reduce power-hungry and long distance massive data communication in conventional Von Neumann computing systems. A comprehensive reliability analysis is performed, which confirms \u223c90mV and \u223c10mV (worst-case) sense margin for memory and in-memory logic operation in variations on resistance-area product and tunnel magnetoresistance. We further show that sense margin for in-memory logic computation can be significantly increased by increasing the oxide thickness. Furthermore, we employ bulk bitwise vector operation and data encryption engine as case studies to investigate the performance of our proposed design. IMFlexCom shows \u223c35\u00d7 energy saving and \u223c18\u00d7 speedup for bulk bitwise in-memory vector AND\/OR operation compared to DRAM-based in-memory logic. Again, IMFlexCom can achieve 77.27% and 85.4% lower energy consumption compared to CMOS-ASIC- and CMOL-based Advanced Encryption Standard (AES) implementations, respectively. It offers almost similar energy consumption as recent DW-AES implementation with 66.7% less area overhead.<\/jats:p>","DOI":"10.1145\/3223047","type":"journal-article","created":{"date-parts":[[2018,10,24]],"date-time":"2018-10-24T11:57:18Z","timestamp":1540382238000},"page":"1-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["IMFlexCom"],"prefix":"10.1145","volume":"14","author":[{"given":"Farhana","family":"Parveen","sequence":"first","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaahin","family":"Angizi","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,10,23]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2011812"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060459"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2774291"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.104.217202"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747946"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485494"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"Design Automation Conference (ASP-DAC), Proceedings of the 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC\u201914)","author":"Bishnoi Rajendra","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_31"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_20"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2625245"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Joan Daemen and Vincent Rijmen. 2002. The Design of Rijndael: AES\u2014The Advanced Encryption Standard. Springer-Verlag. 238 pages.   Joan Daemen and Vincent Rijmen. 2002. The Design of Rijndael: AES\u2014The Advanced Encryption Standard. Springer-Verlag. 238 pages.","DOI":"10.1007\/978-3-662-04722-4_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"volume-title":"Proceedings of the Conference on Design, Automation 8 Test in Europe. European Design and Automation Association, 182","author":"Bel Brandon Del","key":"e_1_2_1_16_1"},{"volume-title":"Emerging Memory Technologies","author":"Dong Xiangyu","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"volume-title":"Proceedings of the 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201916)","year":"2016","author":"Fan Deliang","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485939"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816012"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060460"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934642"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.83.212404"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223661"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2305695"},{"key":"e_1_2_1_31_1","unstructured":"Shubham Jain Ashish Ranjan Kaushik Roy and Anand Raghunathan. 2017. Computing in memory with spin-transfer torque magnetic RAM. arXiv:1703.02118.  Shubham Jain Ashish Ranjan Kaushik Roy and Anand Raghunathan. 2017. Computing in memory with spin-transfer torque magnetic RAM. arXiv:1703.02118."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2703863"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/49\/6\/065008"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2456510"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"volume-title":"Byte-oriented-aes: A public domain byte-oriented implementation of AES in C.","year":"2009","author":"Malbrain K.","key":"e_1_2_1_40_1"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"e_1_2_1_43_1","unstructured":"NCSU EDA FreePDK45. (2011). Retrieved May 2011 from http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents.  NCSU EDA FreePDK45. (2011). Retrieved May 2011 from http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents."},{"key":"e_1_2_1_44_1","unstructured":"I. Off. 1992. Computational RAM: A memory-SIMD hybrid and its application to DSP.  I. Off. 1992. Computational RAM: A memory-SIMD hybrid and its application to DSP."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279387"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4753947"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009200"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585348"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_2_1_51_1","doi-asserted-by":"crossref","unstructured":"Guillaume Prenat Kotb Jabeur Gregory Di Pendina Olivier Boulle and Gilles Gaudin. 2015. Beyond STT-MRAM spin orbit torque RAM SOT-MRAM for high speed and high reliability applications. In Spintronics-Based Computing. Springer 145--157.  Guillaume Prenat Kotb Jabeur Gregory Di Pendina Olivier Boulle and Gilles Gaudin. 2015. Beyond STT-MRAM spin orbit torque RAM SOT-MRAM for high speed and high reliability applications. In Spintronics-Based Computing. Springer 145--157.","DOI":"10.1007\/978-3-319-15180-9_4"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2015.2509963"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.928624"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.3877"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547701"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_2_1_58_1","unstructured":"NIST-FIPS Standard. 2001. Announcing the advanced encryption standard (AES). FIPSP 197 (2001).  NIST-FIPS Standard. 2001. Announcing the advanced encryption standard (AES). FIPSP 197 (2001)."},{"key":"e_1_2_1_60_1","unstructured":"David Tawei Wang. 2005. Modern Dram Memory Systems: Performance Analysis and Scheduling Algorithm. Ph.D. Dissertation. Unversity of Maryland.  David Tawei Wang. 2005. Modern Dram Memory Systems: Performance Analysis and Scheduling Algorithm. Ph.D. Dissertation. Unversity of Maryland."},{"volume-title":"Filed","year":"2014","author":"Wang Jian-Ping","key":"e_1_2_1_61_1"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2576903"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2447531"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"volume-title":"Proceedings of VLSIC. IEEE, 230--231","year":"2011","author":"Yanagawa Y.","key":"e_1_2_1_65_1"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2726544"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757047"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.21"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3223047","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3223047","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3223047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:05Z","timestamp":1750210745000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3223047"}},"subtitle":["Energy Efficient In-Memory Flexible Computing Using Dual-Mode SOT-MRAM"],"short-title":[],"issued":{"date-parts":[[2018,7,31]]},"references-count":68,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018,7,31]]}},"alternative-id":["10.1145\/3223047"],"URL":"https:\/\/doi.org\/10.1145\/3223047","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2018,7,31]]},"assertion":[{"value":"2017-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-10-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}