{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:37:03Z","timestamp":1772725023966,"version":"3.50.1"},"reference-count":98,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2018,12,21]],"date-time":"2018-12-21T00:00:00Z","timestamp":1545350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100016822","name":"Seagate Technology","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100016822","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003816","name":"Huawei Technologies","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Proc. ACM Meas. Anal. Comput. Syst."],"published-print":{"date-parts":[[2018,12,21]]},"abstract":"<jats:p>Compared to planar (i.e., two-dimensional) NAND flash memory, 3D NAND flash memory uses a new flash cell design, and vertically stacks dozens of silicon layers in a single chip. This allows 3D NAND flash memory to increase storage density using a much less aggressive manufacturing process technology than planar NAND flash memory. The circuit-level and structural changes in 3D NAND flash memory significantly alter how different error sources affect the reliability of the memory. In this paper, through experimental characterization of real, state-of-the-art 3D NAND flash memory chips, we find that 3D NAND flash memory exhibits three new error sources that were not previously observed in planar NAND flash memory: (1) layer-to-layer process variation, a new phenomenon specific to the 3D nature of the device, where the average error rate of each 3D-stacked layer in a chip is significantly different; (2) early retention loss, a new phenomenon where the number of errors due to charge leakage increases quickly within several hours after programming; and (3) retention interference, a new phenomenon where the rate at which charge leaks from a flash cell is dependent on the data value stored in the neighboring cell. Based on our experimental results, we develop new analytical models of layer-to-layer process variation and retention loss in 3D NAND flash memory. Motivated by our new findings and models, we develop four new techniques to mitigate process variation and early retention loss in 3D NAND flash memory. Our first technique, Layer Variation Aware Reading (LaVAR), reduces the effect of layer-to-layer process variation by fine-tuning the read reference voltage separately for each layer. Our second technique, Layer-Interleaved Redundant Array of Independent Disks (LI-RAID), uses information about layer-to-layer process variation to intelligently group pages under the RAID error recovery technique in a manner that reduces the likelihood that the recovery of a group fails significantly earlier than the recovery of other groups. Our third technique, Retention Model Aware Reading (ReMAR), reduces retention errors in 3D NAND flash memory by tracking the retention time of the data using our new retention model and adapting the read reference voltage to data age. Our fourth technique, Retention Interference Aware Neighbor-Cell Assisted Correction (ReNAC), adapts the read reference voltage to the amount of retention interference a page has experienced, in order to re-read the data after a read operation fails. These four techniques are complementary, and can be combined together to significantly improve flash memory reliability. Compared to a state-of-the-art baseline, our techniques, when combined, improve flash memory lifetime by 1.85\u00d7. Alternatively, if a NAND flash vendor wants to keep the lifetime of the 3D NAND flash memory device constant, our techniques reduce the storage overhead required to hold error correction information by 78.9%.<\/jats:p>","DOI":"10.1145\/3224432","type":"journal-article","created":{"date-parts":[[2018,12,26]],"date-time":"2018-12-26T12:39:28Z","timestamp":1545827968000},"page":"1-48","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":75,"title":["Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation"],"prefix":"10.1145","volume":"2","author":[{"given":"Yixin","family":"Luo","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Yu","family":"Cai","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, NA, PA, USA"}]},{"given":"Erich F.","family":"Haratsch","sequence":"additional","affiliation":[{"name":"Seagate Technology, Seagate, CA, USA"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich &amp; Carnegie Mellon University, Zurich, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2018,12,21]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"AnandTech \"Western Digital Announce BiCS4 3D NAND: 96 Layers TLC & QLC Up to 1 Tb per Chip \" https: \/\/www.anandtech.com\/show\/11585\/western-digital-announce-bics4--96-layer-nand 2017.  AnandTech \"Western Digital Announce BiCS4 3D NAND: 96 Layers TLC & QLC Up to 1 Tb per Chip \" https: \/\/www.anandtech.com\/show\/11585\/western-digital-announce-bics4--96-layer-nand 2017."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807060.1807061"},{"key":"e_1_2_1_3_1","volume-title":"IEEE","author":"Bez R.","year":"2003"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Y. Cai S. Ghose Y. Luo K. Mai O. Mutlu and E. F. Haratsch \"Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis Exploits and Mitigation Techniques \" in HPCA 2017.  Y. Cai S. Ghose Y. Luo K. Mai O. Mutlu and E. F. Haratsch \"Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis Exploits and Mitigation Techniques \" in HPCA 2017.","DOI":"10.1109\/HPCA.2017.61"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.49"},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Y. Cai Y. Luo E. F. Haratsch K. Mai and O. Mutlu \"Data Retention in MLC NAND Flash Memory: Characterization Optimization and Recovery \" in HPCA 2015.  Y. Cai Y. Luo E. F. Haratsch K. Mai and O. Mutlu \"Data Retention in MLC NAND Flash Memory: Characterization Optimization and Recovery \" in HPCA 2015.","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"e_1_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Y. Cai G. Yalcin O. Mutlu E. F. Haratsch A. Cristal O. Unsal and K. Mai \"Flash Correct and Refresh: Retention Aware Management for Increased Lifetime \" in ICCD 2012.  Y. Cai G. Yalcin O. Mutlu E. F. Haratsch A. Cristal O. Unsal and K. Mai \"Flash Correct and Refresh: Retention Aware Management for Increased Lifetime \" in ICCD 2012.","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"e_1_2_1_8_1","author":"Cai Y.","year":"2013","journal-title":"\"Error Analysis and Retention-Aware Error Management for NAND Flash Memory,\" Intel Technology J."},{"key":"e_1_2_1_9_1","volume-title":"IEEE","author":"Cai Y.","year":"2017"},{"key":"e_1_2_1_10_1","unstructured":"Y. Cai S. Ghose E. F. Haratsch Y. Luo and O. Mutlu \"Errors in Flash-Memory-Based Solid-State Drives: Analysis Mitigation and Recovery \" arxiv:1711.11427 {cs.AR} 2017.  Y. Cai S. Ghose E. F. Haratsch Y. Luo and O. Mutlu \"Errors in Flash-Memory-Based Solid-State Drives: Analysis Mitigation and Recovery \" arxiv:1711.11427 {cs.AR} 2017."},{"key":"e_1_2_1_11_1","volume-title":"Springer Nature","author":"Cai Y.","year":"2018"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.28"},{"key":"e_1_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Y. Cai E. F. Haratsch O. Mutlu and K. Mai \"Error Patterns in MLC NAND Flash Memory: Measurement Characterization and Analysis \" in DATE 2012.   Y. Cai E. F. Haratsch O. Mutlu and K. Mai \"Error Patterns in MLC NAND Flash Memory: Measurement Characterization and Analysis \" in DATE 2012.","DOI":"10.1109\/DATE.2012.6176524"},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Y. Cai E. F. Haratsch O. Mutlu and K. Mai \"Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization Analysis and Modeling \" in DATE 2013.   Y. Cai E. F. Haratsch O. Mutlu and K. Mai \"Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization Analysis and Modeling \" in DATE 2013.","DOI":"10.7873\/DATE.2013.266"},{"key":"e_1_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Y. Cai O. Mutlu E. F. Haratsch and K. Mai \"Program Interference in MLC NAND Flash Memory: Characterization Modeling and Mitigation \" in ICCD 2013.  Y. Cai O. Mutlu E. F. Haratsch and K. Mai \"Program Interference in MLC NAND Flash Memory: Characterization Modeling and Mitigation \" in ICCD 2013.","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2591994"},{"key":"e_1_2_1_17_1","doi-asserted-by":"crossref","unstructured":"K. Chandrasekar S. Goossens C. Weis M. Koedam B. Akesson N. Wehn and K. Goossens \"Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization \" in DATE 2014.   K. Chandrasekar S. Goossens C. Weis M. Koedam B. Akesson N. Wehn and K. Goossens \"Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization \" in DATE 2014.","DOI":"10.7873\/DATE2014.186"},{"key":"e_1_2_1_18_1","unstructured":"K. K. Chang \"Understanding and Improving the Latency of DRAM-Based Memory Systems \" Ph.D. dissertation Carnegie Mellon Univ. 2017.  K. K. Chang \"Understanding and Improving the Latency of DRAM-Based Memory Systems \" Ph.D. dissertation Carnegie Mellon Univ. 2017."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"e_1_2_1_21_1","unstructured":"C.-P. Chen H.-T. Lue C.-C. Hsieh K.-P. Chang K.-Y. Hsieh and C.-Y. Lu \"Study of Fast Initial Charge Loss and Its Impact on the Programmed States Vt Distribution of Charge-Trapping NAND Flash \" in IEDM 2010.  C.-P. Chen H.-T. Lue C.-C. Hsieh K.-P. Chang K.-Y. Hsieh and C.-Y. Lu \"Study of Fast Initial Charge Loss and Its Impact on the Programmed States Vt Distribution of Charge-Trapping NAND Flash \" in IEDM 2010."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056312"},{"key":"e_1_2_1_23_1","unstructured":"B. Choi S. H. Jang J. Yoon J. Lee M. Jeon Y. Lee J. Han J. Lee D. M. Kim D. H. Kim et al. \"Comprehensive Evaluation of Early Retention (Fast Charge Loss Within a Few Seconds) Characteristics in Tube-Type 3-D NAND Flash Memory \" in VLSIT 2016.  B. Choi S. H. Jang J. Yoon J. Lee M. Jeon Y. Lee J. Han J. Lee D. M. Kim D. H. Kim et al. \"Comprehensive Evaluation of Early Retention (Fast Charge Loss Within a Few Seconds) Characteristics in Tube-Type 3-D NAND Flash Memory \" in VLSIT 2016."},{"key":"e_1_2_1_24_1","doi-asserted-by":"crossref","unstructured":"C. M. Compagnoni M. Ghidotti A. L. Lacaita A. S. Spinelli and A. Visconti \"Random Telegraph Noise Effect on the Programmed Threshold-Voltage Distribution of Flash Memories \" IEEE EDL 2009.  C. M. Compagnoni M. Ghidotti A. L. Lacaita A. S. Spinelli and A. Visconti \"Random Telegraph Noise Effect on the Programmed Threshold-Voltage Distribution of Flash Memories \" IEEE EDL 2009.","DOI":"10.1109\/LED.2009.2026658"},{"key":"e_1_2_1_25_1","unstructured":"E. Deal \"Trends in NAND Flash Memory Error Correction \" Cyclic Design 2009.  E. Deal \"Trends in NAND Flash Memory Error Correction \" Cyclic Design 2009."},{"key":"e_1_2_1_26_1","doi-asserted-by":"crossref","unstructured":"R. Degraeve F. Schuler B. Kaczer M. Lorenzini D. Wellekens P. Hendrickx M. van Duuren G. J. M. Dormans J. van Houdt L. Haspeslagh G. Groeseneken and G. Tempel \"Analytical Percolation Model for Predicting Anomalous Charge Loss in Flash Memories \" TED 2004.  R. Degraeve F. Schuler B. Kaczer M. Lorenzini D. Wellekens P. Hendrickx M. van Duuren G. J. M. Dormans J. van Houdt L. Haspeslagh G. Groeseneken and G. Tempel \"Analytical Percolation Model for Predicting Anomalous Charge Loss in Flash Memories \" TED 2004.","DOI":"10.1109\/TED.2004.833583"},{"key":"e_1_2_1_27_1","volume-title":"Royal Society of London A","author":"Fowler R. H.","year":"1928"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.diin.2017.01.011"},{"key":"e_1_2_1_29_1","doi-asserted-by":"crossref","unstructured":"A. Ghetti C. M. Compagnoni A. S. Spinelli and A. Visconti \"Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca-Nanometer Flash Memories \" IEEE TED 2009.  A. Ghetti C. M. Compagnoni A. S. Spinelli and A. Visconti \"Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca-Nanometer Flash Memories \" IEEE TED 2009.","DOI":"10.1109\/TED.2009.2024031"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3219617.3219661"},{"key":"e_1_2_1_31_1","volume-title":"Springer","author":"Grossi A.","year":"2016"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2500727.2500743"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504868"},{"key":"e_1_2_1_34_1","doi-asserted-by":"crossref","unstructured":"T. Hamamoto S. Sugiura and S. Sawada \"On the Retention Time Distribution of Dynamic Random Access Memory (DRAM) \" IEEE TED 1998.  T. Hamamoto S. Sugiura and S. Sawada \"On the Retention Time Distribution of Dynamic Random Access Memory (DRAM) \" IEEE TED 1998.","DOI":"10.1109\/16.678551"},{"key":"e_1_2_1_35_1","doi-asserted-by":"crossref","unstructured":"H. Hassan N. Vijaykumar S. Khan S. Ghose K. Chang G. Pekhimenko D. Lee O. Ergin and O. Mutlu \"SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies \" in HPCA 2017.  H. Hassan N. Vijaykumar S. Khan S. Ghose K. Chang G. Pekhimenko D. Lee O. Ergin and O. Mutlu \"SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies \" in HPCA 2017.","DOI":"10.1109\/HPCA.2017.62"},{"key":"e_1_2_1_36_1","unstructured":"A. Hocquenghem \"Codes Correcteurs d'Erreurs \" Chiffres 1959.  A. Hocquenghem \"Codes Correcteurs d'Erreurs \" Chiffres 1959."},{"key":"e_1_2_1_37_1","unstructured":"J. Huang A. Badam L. Caulfield S. Nath S. Sengupta B. Sharma and M. K. Qureshi \"FlashBlox: Achieving Both Performance Isolation and Uniform Lifetime for Virtualized SSDs \" in FAST 2017.   J. Huang A. Badam L. Caulfield S. Nath S. Sengupta B. Sharma and M. K. Qureshi \"FlashBlox: Achieving Both Performance Isolation and Uniform Lifetime for Virtualized SSDs \" in FAST 2017."},{"key":"e_1_2_1_38_1","doi-asserted-by":"crossref","unstructured":"C.-H. Hung M.-F. Chang Y.-S. Yang Y.-J. Kuo T.-N. Lai S.-J. Shen J.-Y. Hsu S.-N. Hung H.-T. Lue Y.-H. Shih et al. \"Layer-Aware Program-and-Read Schemes for 3D Stackable Vertical-Gate BE-SONOS NAND Flash Against Cross-Layer Process Variations \" JSSC 2015.  C.-H. Hung M.-F. Chang Y.-S. Yang Y.-J. Kuo T.-N. Lai S.-J. Shen J.-Y. Hsu S.-N. Hung H.-T. Lue Y.-H. Shih et al. \"Layer-Aware Program-and-Read Schemes for 3D Stackable Vertical-Gate BE-SONOS NAND Flash Against Cross-Layer Process Variations \" JSSC 2015.","DOI":"10.1109\/JSSC.2015.2413841"},{"key":"e_1_2_1_39_1","doi-asserted-by":"crossref","unstructured":"J. Im W. Jeong D. Kim S. Nam D. Shim M. Choi H. Yoon D. Kim Y. Kim H. W. Park D. Kwak S. Park S. Yoon W. Hahn J. Ryu S. Shim K. Kang S. Choi J. Ihm Y. Min I. Kim D. Lee J. Cho O. Kwon J. Lee M. Kim S. Joo J. Jang S. Hwang D. Byeon H. Yang K. Park K. Kyung and J. Choi \"7.2 A 128Gb 3b\/Cell V-NAND Flash Memory with 1Gb\/s I\/O Rate \" in ISSCC 2015.  J. Im W. Jeong D. Kim S. Nam D. Shim M. Choi H. Yoon D. Kim Y. Kim H. W. Park D. Kwak S. Park S. Yoon W. Hahn J. Ryu S. Shim K. Kang S. Choi J. Ihm Y. Min I. Kim D. Lee J. Cho O. Kwon J. Lee M. Kim S. Joo J. Jang S. Hwang D. Byeon H. Yang K. Park K. Kyung and J. Choi \"7.2 A 128Gb 3b\/Cell V-NAND Flash Memory with 1Gb\/s I\/O Rate \" in ISSCC 2015.","DOI":"10.1109\/ISSCC.2015.7062960"},{"key":"e_1_2_1_40_1","unstructured":"J. Jeong S. S. Hahn S. Lee and J. Kim \"Lifetime Improvement of NAND Flash-Based Storage Systems Using Dynamic Program and Erase Scaling \" in FAST 2014.   J. Jeong S. S. Hahn S. Lee and J. Kim \"Lifetime Improvement of NAND Flash-Based Storage Systems Using Dynamic Program and Erase Scaling \" in FAST 2014."},{"key":"e_1_2_1_41_1","unstructured":"X. Jimenez D. Novo and P. Ienne \"Wear Unleveling: Improving NAND Flash Lifetime by Balancing Page Endurance \" in FAST 2014.   X. Jimenez D. Novo and P. Ienne \"Wear Unleveling: Improving NAND Flash Lifetime by Balancing Page Endurance \" in FAST 2014."},{"key":"e_1_2_1_42_1","doi-asserted-by":"crossref","unstructured":"S.-M. Joe J.-H. Yi S.-K. Park H. Shin B.-G. Park Y. J. Park and J.-H. Lee \"Threshold Voltage Fluctuation by Random Telegraph Noise in Floating Gate NAND Flash Memory String \" IEEE TED 2011.  S.-M. Joe J.-H. Yi S.-K. Park H. Shin B.-G. Park Y. J. Park and J.-H. Lee \"Threshold Voltage Fluctuation by Random Telegraph Noise in Floating Gate NAND Flash Memory String \" IEEE TED 2011.","DOI":"10.1109\/TED.2010.2088126"},{"key":"e_1_2_1_43_1","doi-asserted-by":"crossref","unstructured":"M. Jung D. M. Mathew \u00c9. F. Zulian C. Weis and N. Wehn \"A New Bank Sensitive DRAMPower Model for Efficient Design Space Exploration \" in PATMOS 2016.  M. Jung D. M. Mathew \u00c9. F. Zulian C. Weis and N. Wehn \"A New Bank Sensitive DRAMPower Model for Efficient Design Space Exploration \" in PATMOS 2016.","DOI":"10.1109\/PATMOS.2016.7833700"},{"key":"e_1_2_1_44_1","doi-asserted-by":"crossref","unstructured":"M. Jung D. M. Mathew C. C. Rheinl\u00e4nder C. Weis and N. Wehn \"A Platform to Analyze DDR3 DRAM's Power and Retention Time \" IEEE Design and Test 2017.  M. Jung D. M. Mathew C. C. Rheinl\u00e4nder C. Weis and N. Wehn \"A Platform to Analyze DDR3 DRAM's Power and Retention Time \" IEEE Design and Test 2017.","DOI":"10.1109\/MDAT.2017.2705144"},{"key":"e_1_2_1_45_1","doi-asserted-by":"crossref","unstructured":"D. Kang W. Jeong C. Kim D. Kim Y. Cho K. Kang J. Ryu K. Kang S. Lee W. Kim H. Lee J. Yu N. Choi D. Jang J. Ihm D. Kim Y. Min M. Kim A. Park J. Son I. Kim P. Kwak B. Jung D. Lee H. Kim H. Yang D. Byeon K. Park K. Kyung and J. Choi \"7.1 256Gb 3b\/Cell V-NAND Flash Memory with 48 Stacked WL Layers \" in ISSCC 2016.  D. Kang W. Jeong C. Kim D. Kim Y. Cho K. Kang J. Ryu K. Kang S. Lee W. Kim H. Lee J. Yu N. Choi D. Jang J. Ihm D. Kim Y. Min M. Kim A. Park J. Son I. Kim P. Kwak B. Jung D. Lee H. Kim H. Yang D. Byeon K. Park K. Kyung and J. Choi \"7.1 256Gb 3b\/Cell V-NAND Flash Memory with 48 Stacked WL Layers \" in ISSCC 2016.","DOI":"10.1109\/ISSCC.2016.7417941"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"e_1_2_1_47_1","doi-asserted-by":"crossref","unstructured":"S. Khan D. Lee and O. Mutlu \"PARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM \" in DSN 2016.  S. Khan D. Lee and O. Mutlu \"PARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM \" in DSN 2016.","DOI":"10.1109\/DSN.2016.30"},{"key":"e_1_2_1_48_1","doi-asserted-by":"crossref","unstructured":"S. Khan C. Wilkerson D. Lee A. R. Alameldeen and O. Mutlu \"A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM \" IEEE CAL 2016.  S. Khan C. Wilkerson D. Lee A. R. Alameldeen and O. Mutlu \"A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM \" IEEE CAL 2016.","DOI":"10.1109\/LCA.2016.2624298"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_2_1_50_1","doi-asserted-by":"crossref","unstructured":"C. Kim D.-H. Kim W. Jeong H.-J. Kim I. H. Park H.-W. Park J. Lee J. Park Y.-L. Ahn J. Y. Lee et al. \"A 512-Gb 3-b\/Cell 64-Stacked WL 3-D-NAND Flash Memory \" JSSC 2018.  C. Kim D.-H. Kim W. Jeong H.-J. Kim I. H. Park H.-W. Park J. Lee J. Park Y.-L. Ahn J. Y. Lee et al. \"A 512-Gb 3-b\/Cell 64-Stacked WL 3-D-NAND Flash Memory \" JSSC 2018.","DOI":"10.1109\/JSSC.2017.2731813"},{"key":"e_1_2_1_51_1","doi-asserted-by":"crossref","unstructured":"J. S. Kim M. Patel H. Hassan and O. Mutlu \"The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency--Reliability Tradeoff in Modern DRAM Devices \" in HPCA 2018.  J. S. Kim M. Patel H. Hassan and O. Mutlu \"The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency--Reliability Tradeoff in Modern DRAM Devices \" in HPCA 2018.","DOI":"10.1109\/HPCA.2018.00026"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_2_1_53_1","author":"Kullback S.","year":"1951","journal-title":"\"On Information and Sufficiency,\" The Annals of Mathematical Statistics"},{"key":"e_1_2_1_54_1","unstructured":"D. Lee \"Reducing DRAM Energy at Low Cost by Exploiting Heterogeneity \" Ph.D. dissertation Carnegie Mellon Univ. 2016.  D. Lee \"Reducing DRAM Energy at Low Cost by Exploiting Heterogeneity \" Ph.D. dissertation Carnegie Mellon Univ. 2016."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_2_1_56_1","doi-asserted-by":"crossref","unstructured":"D. Lee Y. Kim G. Pekhimenko S. Khan V. Seshadri K. Chang and O. Mutlu \"Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case \" in HPCA 2015.  D. Lee Y. Kim G. Pekhimenko S. Khan V. Seshadri K. Chang and O. Mutlu \"Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case \" in HPCA 2015.","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_2_1_57_1","unstructured":"J.-D. Lee S.-H. Hur and J.-D. Choi \"Effects of Floating-Gate Interference on NAND Flash Memory Cell Operation \" IEEE EDL 2002.  J.-D. Lee S.-H. Hur and J.-D. Choi \"Effects of Floating-Gate Interference on NAND Flash Memory Cell Operation \" IEEE EDL 2002."},{"key":"e_1_2_1_58_1","doi-asserted-by":"crossref","unstructured":"S. Lee J. Lee I. Park J. Park S. Yun M. Kim J. Lee M. Kim K. Lee T. Kim B. Cho D. Cho S. Yun J. Im H. Yim K. Kang S. Jeon S. Jo Y. Ahn S. Joe S. Kim D. Woo J. Park H. W. Park Y. Kim J. Park Y. Choi M. Hirano J. Ihm B. Jeong S. Lee M. Kim H. Lee S. Seo H. Jeon C. Kim H. Kim J. Kim Y. Yim H. Kim D. Byeon H. Yang K. Park K. Kyung and J. Choi \"7.5 A 128Gb 2b\/Cell NAND Flash Memory in 14nm Technology with tPROG=640's and 800MB\/s I\/O Rate \" in ISSCC 2016.  S. Lee J. Lee I. Park J. Park S. Yun M. Kim J. Lee M. Kim K. Lee T. Kim B. Cho D. Cho S. Yun J. Im H. Yim K. Kang S. Jeon S. Jo Y. Ahn S. Joe S. Kim D. Woo J. Park H. W. Park Y. Kim J. Park Y. Choi M. Hirano J. Ihm B. Jeong S. Lee M. Kim H. Lee S. Seo H. Jeon C. Kim H. Kim J. Kim Y. Yim H. Kim D. Byeon H. Yang K. Park K. Kyung and J. Choi \"7.5 A 128Gb 2b\/Cell NAND Flash Memory in 14nm Technology with tPROG=640's and 800MB\/s I\/O Rate \" in ISSCC 2016.","DOI":"10.1109\/ISSCC.2016.7417945"},{"key":"e_1_2_1_59_1","doi-asserted-by":"crossref","unstructured":"Y. Lee H. Yoo I. Yoo and I.-C. Park \"6.4 Gb\/s Multi-Threaded BCH Encoder and Decoder for Multi-Channel SSD Controllers \" in ISSCC 2012.  Y. Lee H. Yoo I. Yoo and I.-C. Park \"6.4 Gb\/s Multi-Threaded BCH Encoder and Decoder for Multi-Channel SSD Controllers \" in ISSCC 2012.","DOI":"10.1109\/ISSCC.2012.6177075"},{"key":"e_1_2_1_60_1","unstructured":"J. Li K. Zhao X. Zhang J. Ma M. Zhao and T. Zhang \"How Much Can Data Compressibility Help to Improve NAND Flash Memory Lifetime?\" in FAST 2015.   J. Li K. Zhao X. Zhang J. Ma M. Zhao and T. Zhang \"How Much Can Data Compressibility Help to Improve NAND Flash Memory Lifetime?\" in FAST 2015."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"e_1_2_1_62_1","doi-asserted-by":"crossref","unstructured":"J. Liu B. Jaiyen R. Veras and O. Mutlu \"RAIDR: Retention-Aware Intelligent DRAM Refresh \" in ISCA 2012.   J. Liu B. Jaiyen R. Veras and O. Mutlu \"RAIDR: Retention-Aware Intelligent DRAM Refresh \" in ISCA 2012.","DOI":"10.1109\/ISCA.2012.6237001"},{"key":"e_1_2_1_63_1","doi-asserted-by":"crossref","unstructured":"Y. Luo Y. Cai S. Ghose J. Choi and O. Mutlu \"WARM: Improving NAND Flash Memory Lifetime with Write-Hotness Aware Retention Management \" in MSST 2015.  Y. Luo Y. Cai S. Ghose J. Choi and O. Mutlu \"WARM: Improving NAND Flash Memory Lifetime with Write-Hotness Aware Retention Management \" in MSST 2015.","DOI":"10.1109\/MSST.2015.7208284"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603608"},{"key":"e_1_2_1_65_1","doi-asserted-by":"crossref","unstructured":"Y. Luo S. Ghose Y. Cai E. F. Haratsch and O. Mutlu \"HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness \" in HPCA 2018.  Y. Luo S. Ghose Y. Cai E. F. Haratsch and O. Mutlu \"HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness \" in HPCA 2018.","DOI":"10.1109\/HPCA.2018.00050"},{"key":"e_1_2_1_66_1","doi-asserted-by":"crossref","unstructured":"D. M. Mathew M. Schultheis C. C. Rheinl\u00e4nder C. Sudarshan C. Weis N. Wehn and M. Jung \"An Analysis on Retention Error Behavior and Power Consumption of Recent DDR4 DRAMs \" in DATE 2018.  D. M. Mathew M. Schultheis C. C. Rheinl\u00e4nder C. Sudarshan C. Weis N. Wehn and M. Jung \"An Analysis on Retention Error Behavior and Power Consumption of Recent DDR4 DRAMs \" in DATE 2018.","DOI":"10.23919\/DATE.2018.8342023"},{"key":"e_1_2_1_67_1","volume-title":"John Wiley & Sons","author":"Matthew N.","year":"2008"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2796314.2745848"},{"key":"e_1_2_1_69_1","doi-asserted-by":"crossref","unstructured":"N. Mielke T. Marquart N.Wu J.Kessenich H. Belgal E. Schares and F. Triverdi \"Bit Error Rate in NAND Flash Memories \" in IRPS 2008.  N. Mielke T. Marquart N.Wu J.Kessenich H. Belgal E. Schares and F. Triverdi \"Bit Error Rate in NAND Flash Memories \" in IRPS 2008.","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"e_1_2_1_70_1","doi-asserted-by":"crossref","unstructured":"K. Mizoguchi T. Takahashi S. Aritome and K. Takeuchi \"Data-Retention Characteristics Comparison of 2D and 3D TLC NAND Flash Memories \" in IMW 2017.  K. Mizoguchi T. Takahashi S. Aritome and K. Takeuchi \"Data-Retention Characteristics Comparison of 2D and 3D TLC NAND Flash Memories \" in IMW 2017.","DOI":"10.1109\/IMW.2017.7939077"},{"key":"e_1_2_1_71_1","doi-asserted-by":"crossref","unstructured":"O. Mutlu \"The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser \" in DATE 2017.   O. Mutlu \"The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser \" in DATE 2017.","DOI":"10.23919\/DATE.2017.7927156"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/2928275.2928278"},{"key":"e_1_2_1_73_1","volume-title":"Digest","author":"Naruke K.","year":"1988"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"e_1_2_1_75_1","unstructured":"Y. Pan G. Dong and T. Zhang \"Exploiting Memory Device Wear-Out Dynamics to Improve NAND Flash Memory System Performance \" in FAST 2011.   Y. Pan G. Dong and T. Zhang \"Exploiting Memory Device Wear-Out Dynamics to Improve NAND Flash Memory System Performance \" in FAST 2011."},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591594"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898032"},{"key":"e_1_2_1_78_1","doi-asserted-by":"crossref","unstructured":"J. K. Park D.-I. Moon Y.-K. Choi S.-H. Lee K.-H. Lee S. H. Pyi and B. J. Cho \"Origin of Transient Vth Shift After Erase and Its Impact on 2D\/3D Structure Charge Trap Flash Memory Cell Operations \" in IEDM 2012.  J. K. Park D.-I. Moon Y.-K. Choi S.-H. Lee K.-H. Lee S. H. Pyi and B. J. Cho \"Origin of Transient Vth Shift After Erase and Its Impact on 2D\/3D Structure Charge Trap Flash Memory Cell Operations \" in IEDM 2012.","DOI":"10.1109\/IEDM.2012.6478964"},{"key":"e_1_2_1_79_1","doi-asserted-by":"crossref","unstructured":"K.-T. Park M. Kang D. Kim S.-W. Hwang B. Y. Choi Y.-T. Lee C. Kim and K. Kim \"A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories \" JSSC 2008.  K.-T. Park M. Kang D. Kim S.-W. Hwang B. Y. Choi Y.-T. Lee C. Kim and K. Kim \"A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories \" JSSC 2008.","DOI":"10.1109\/VLSIC.2007.4342709"},{"key":"e_1_2_1_80_1","doi-asserted-by":"crossref","unstructured":"K. Park S. Nam D. Kim P. Kwak D. Lee Y. Choi M. Choi D. Kwak D. Kim M. Kim H. W. Park S. Shim K. Kang S. Park K. Lee H. Yoon K. Ko D. Shim Y. Ahn J. Ryu D. Kim K. Yun J. Kwon S. Shin D. Byeon K. Choi J. Han K. Kyung J. Choi and K. Kim \"Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory With 24-WL Stacked Layers and 50 MB\/s High-Speed Programming \" JSSC 2015.  K. Park S. Nam D. Kim P. Kwak D. Lee Y. Choi M. Choi D. Kwak D. Kim M. Kim H. W. Park S. Shim K. Kang S. Park K. Lee H. Yoon K. Ko D. Shim Y. Ahn J. Ryu D. Kim K. Yun J. Kwon S. Shin D. Byeon K. Choi J. Han K. Kyung J. Choi and K. Kim \"Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory With 24-WL Stacked Layers and 50 MB\/s High-Speed Programming \" JSSC 2015.","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"e_1_2_1_81_1","doi-asserted-by":"crossref","unstructured":"T. Parnell N. Papandreou T. Mittelholzer and H. Pozidis \"Modelling of the Threshold Voltage Distributions of Sub-20nm NAND Flash Memory \" in GLOBECOM 2014.  T. Parnell N. Papandreou T. Mittelholzer and H. Pozidis \"Modelling of the Threshold Voltage Distributions of Sub-20nm NAND Flash Memory \" in GLOBECOM 2014.","DOI":"10.1109\/GLOCOM.2014.7037159"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/971701.50214"},{"key":"e_1_2_1_84_1","doi-asserted-by":"crossref","unstructured":"P. Prabhu A. Akel L. M. Grupp S. Y. Wing-Kei G. E. Suh E. Kan and S. Swanson \"Extracting Device Fingerprints from Flash Memory by Exploiting Physical Variations \" in TRUST 2011.   P. Prabhu A. Akel L. M. Grupp S. Y. Wing-Kei G. E. Suh E. Kan and S. Swanson \"Extracting Device Fingerprints from Flash Memory by Exploiting Physical Variations \" in TRUST 2011.","DOI":"10.1007\/978-3-642-21599-5_14"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_2_1_86_1","unstructured":"Samsung Electronics Co. Ltd. \"Samsung V-NAND Technology \" https:\/\/www.samsung.com\/us\/business\/oem-solutions\/ pdfs\/V-NAND_technology_WP.pdf white paper. 2014.  Samsung Electronics Co. Ltd. \"Samsung V-NAND Technology \" https:\/\/www.samsung.com\/us\/business\/oem-solutions\/ pdfs\/V-NAND_technology_WP.pdf white paper. 2014."},{"key":"e_1_2_1_87_1","unstructured":"B. Schroeder R. Lagisetty and A. Merchant \"Flash Reliability in Production: The Expected and the Unexpected \" in FAST 2016.   B. Schroeder R. Lagisetty and A. Merchant \"Flash Reliability in Production: The Expected and the Unexpected \" in FAST 2016."},{"key":"e_1_2_1_88_1","doi-asserted-by":"crossref","unstructured":"S. Seabold and J. Perktold \"Statsmodels: Econometric and Statistical Modeling with Python \" in SciPy 2010.  S. Seabold and J. Perktold \"Statsmodels: Econometric and Statistical Modeling with Python \" in SciPy 2010.","DOI":"10.25080\/Majora-92bf1922-011"},{"key":"e_1_2_1_89_1","unstructured":"K.-D. Suh B.-H. Suh Y.-H. Lim J.-K. Kim Y.-J. Choi Y.-N. Koh S.-S. Lee S.-C. Suk-Chon B.-S. Choi J.-S. Yum et al. \"A 3.3 V 32 Mb NAND Flash Memory With Incremental Step Pulse Programming Scheme \" JSSC 1995.  K.-D. Suh B.-H. Suh Y.-H. Lim J.-K. Kim Y.-J. Choi Y.-N. Koh S.-S. Lee S.-C. Suk-Chon B.-S. Choi J.-S. Yum et al. \"A 3.3 V 32 Mb NAND Flash Memory With Incremental Step Pulse Programming Scheme \" JSSC 1995."},{"key":"e_1_2_1_90_1","unstructured":"TechInsights Inc. \"NAND Flash Memory Roadmap \" http:\/\/www.techinsights.com\/NAND-flash-roadmap\/ 2016.  TechInsights Inc. \"NAND Flash Memory Roadmap \" http:\/\/www.techinsights.com\/NAND-flash-roadmap\/ 2016."},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597681"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126554"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2014.37"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078550"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/3162616"},{"key":"e_1_2_1_96_1","unstructured":"V. Ye \"The Solution to Bit Error Non-Uniformity of 3D NAND \" in Flash Memory Summit 2017.  V. Ye \"The Solution to Bit Error Non-Uniformity of 3D NAND \" in Flash Memory Summit 2017."},{"key":"e_1_2_1_97_1","doi-asserted-by":"crossref","unstructured":"E. Zhang W. Wang C. Zhang Y. Jin G. Zhu Q. Sun D. W. Zhang P. Zhou and F. Xiu \"Tunable Charge-Trap Memory Based on Few-Layer MoS2 \" ACS Nano 2014.  E. Zhang W. Wang C. Zhang Y. Jin G. Zhu Q. Sun D. W. Zhang P. Zhou and F. Xiu \"Tunable Charge-Trap Memory Based on Few-Layer MoS2 \" ACS Nano 2014.","DOI":"10.1021\/nn5059419"},{"key":"e_1_2_1_98_1","unstructured":"X. Zhang J. Li H. Wang K. Zhao and T. Zhang \"Reducing Solid-State Storage Device Write Stress Through Opportunistic In-Place Delta Compression \" in FAST 2016.   X. Zhang J. Li H. Wang K. Zhao and T. Zhang \"Reducing Solid-State Storage Device Write Stress Through Opportunistic In-Place Delta Compression \" in FAST 2016."}],"container-title":["Proceedings of the ACM on Measurement and Analysis of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3224432","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3224432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:06Z","timestamp":1750210746000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3224432"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,21]]},"references-count":98,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018,12,21]]}},"alternative-id":["10.1145\/3224432"],"URL":"https:\/\/doi.org\/10.1145\/3224432","relation":{},"ISSN":["2476-1249"],"issn-type":[{"value":"2476-1249","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12,21]]},"assertion":[{"value":"2018-12-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}