{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:05Z","timestamp":1750221185924,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,8,13]],"date-time":"2018-08-13T00:00:00Z","timestamp":1534118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["No.61402061"],"award-info":[{"award-number":["No.61402061"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005230","name":"Natural Science Foundation of Chongqing","doi-asserted-by":"publisher","award":["cstc2016jcyjA0274"],"award-info":[{"award-number":["cstc2016jcyjA0274"]}],"id":[{"id":"10.13039\/501100005230","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1704504,CCF-1629625"],"award-info":[{"award-number":["CCF-1704504,CCF-1629625"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,8,13]]},"DOI":"10.1145\/3225058.3225093","type":"proceedings-article","created":{"date-parts":[[2018,8,8]],"date-time":"2018-08-08T19:13:06Z","timestamp":1533755586000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Leverage Redundancy in Hardware Transactional Memory to Improve Cache Reliability"],"prefix":"10.1145","author":[{"given":"Zhichao","family":"Yan","sequence":"first","affiliation":[{"name":"University of Texas-Arlington, Arlington, Texas"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Jiang","sequence":"additional","affiliation":[{"name":"University of Texas-Arlington, Arlington, Texas"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Witawas","family":"Srisa-an","sequence":"additional","affiliation":[{"name":"University of Nebraska-Lincoln Lincoln, Nebraska"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Seth","sequence":"additional","affiliation":[{"name":"University of Nebraska-Lincoln Lincoln, Nebraska"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yujuan","family":"Tan","sequence":"additional","affiliation":[{"name":"Chongqing University Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,8,13]]},"reference":[{"volume-title":"d.}. Amazon S3 Availability Event","year":"2008","key":"e_1_3_2_1_1_1","unstructured":"{n. d.}. Amazon S3 Availability Event : July 20, 2008 . Retrieved May 30 2018 from http:\/\/status.aws.amazon.com\/s3-20080720.html {n. d.}. Amazon S3 Availability Event: July 20, 2008. Retrieved May 30 2018 from http:\/\/status.aws.amazon.com\/s3-20080720.html"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951734"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the Workshop on Transactional Computing (TRANSACT).","author":"Dragojevic Aleksandar","year":"2010","unstructured":"Aleksandar Dragojevic and Rachid Guerraoui . 2010 . Predicting the Scalability of an STM A Pragmatic Approach . In Proceedings of the Workshop on Transactional Computing (TRANSACT). Aleksandar Dragojevic and Rachid Guerraoui. 2010. Predicting the Scalability of an STM A Pragmatic Approach. In Proceedings of the Workshop on Transactional Computing (TRANSACT)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/90.851975"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830799"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150990"},{"key":"e_1_3_2_1_9_1","volume-title":"SASSIFI: Evaluating Resilience of GPU Applications. In The 11th Workshop on Silicon Errors in Logic - System Effects (SELSE).","author":"Sastry Hari Siva Kumar","year":"2015","unstructured":"Siva Kumar Sastry Hari , Timothy Tsai , Mark Stephenson , Steve Keckler , and Joel Emer . 2015 . SASSIFI: Evaluating Resilience of GPU Applications. In The 11th Workshop on Silicon Errors in Logic - System Effects (SELSE). Siva Kumar Sastry Hari, Timothy Tsai, Mark Stephenson, Steve Keckler, and Joel Emer. 2015. SASSIFI: Evaluating Resilience of GPU Applications. In The 11th Workshop on Silicon Errors in Logic - System Effects (SELSE)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"T. Harris J. Larus and R. Rajwar. 2010. Transactional Memory (2nd edition). Morgan & Claypool.   T. Harris J. Larus and R. Rajwar. 2010. Transactional Memory (2nd edition). Morgan & Claypool.","DOI":"10.1007\/978-3-031-01728-5"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel. 2012. Intel Architecture Instruction Set Extensions Programming Reference.  Intel. 2012. Intel Architecture Instruction Set Extensions Programming Reference."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.62"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331719"},{"volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).","author":"Kim J.","key":"e_1_3_2_1_17_1","unstructured":"J. Kim , M. Sullivan , and M. Erez . 2015. Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory . In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). J. Kim, M. Sullivan, and M. Erez. 2015. Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)."},{"volume-title":"Proceedings of the 14th IEEE International Symposium on High Performance Computer Architecture (HPCA). 123--134","author":"Kim Wonyoung","key":"e_1_3_2_1_18_1","unstructured":"Wonyoung Kim , M.S. Gupta , Gu-Yeon Wei , and D. Brooks . 2008. System Level Analysis of Fast, Per-Core DVFS Using On-Chip Switching Regulators . In Proceedings of the 14th IEEE International Symposium on High Performance Computer Architecture (HPCA). 123--134 . Wonyoung Kim, M.S. Gupta, Gu-Yeon Wei, and D. Brooks. 2008. System Level Analysis of Fast, Per-Core DVFS Using On-Chip Switching Regulators. In Proceedings of the 14th IEEE International Symposium on High Performance Computer Architecture (HPCA). 123--134."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346315"},{"volume-title":"Proceedings of the 37th IEEE International Conference on Solid-State Circuits (ISSCC).","author":"Macken P.","key":"e_1_3_2_1_20_1","unstructured":"P. Macken , M. Degrauwe , M. Van Paemel , and H. Oguey . {n. d.}. (A Voltage Reduction Technique for Digital Systems . In Proceedings of the 37th IEEE International Conference on Solid-State Circuits (ISSCC). P. Macken, M. Degrauwe, M. Van Paemel, and H. Oguey. {n. d.}. (A Voltage Reduction Technique for Digital Systems. In Proceedings of the 37th IEEE International Conference on Solid-State Circuits (ISSCC)."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the International Symposium on Workload Characterization (IISWC). 35--46","author":"Minh C.","year":"2008","unstructured":"C. Minh , J. Chung , and et.al. 2008 . STAMP: Stanford Transactional Applications for Multi-Processing . In Proceedings of the International Symposium on Workload Characterization (IISWC). 35--46 . C. Minh, J. Chung, and et.al. 2008. STAMP: Stanford Transactional Applications for Multi-Processing. In Proceedings of the International Symposium on Workload Characterization (IISWC). 35--46."},{"volume-title":"Architecture Design for Soft Errors","author":"Mukherjee Shubu","key":"e_1_3_2_1_26_1","unstructured":"Shubu Mukherjee . 2008. Architecture Design for Soft Errors . Morgan Kaufmann Publishers Inc . Shubu Mukherjee. 2008. Architecture Design for Soft Errors. Morgan Kaufmann Publishers Inc."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA). 99--110","author":"Mukherjee S.S.","key":"e_1_3_2_1_28_1","unstructured":"S.S. Mukherjee , M. Kontz , and S.K. Reinhardt . 2002. Detailed Design and Evaluation of Redundant Multithreading Alternatives . In Proceedings of the International Symposium on Computer Architecture (ISCA). 99--110 . S.S. Mukherjee, M. Kontz, and S.K. Reinhardt. 2002. Detailed Design and Evaluation of Redundant Multithreading Alternatives. In Proceedings of the International Symposium on Computer Architecture (ISCA). 99--110."},{"volume-title":"Proceedings of the 40th IEEE International Symposium on Circuits and Systems (ISCAS). 1879--1882","author":"Naseer R.","key":"e_1_3_2_1_29_1","unstructured":"R. Naseer , Y. Boulghassoul , J. Draper , Sandeepan DasGupta , and A. Witulski . 2007. Critical Charge Characterization for Soft Error Rate Modeling in 90nm SRAM . In Proceedings of the 40th IEEE International Symposium on Circuits and Systems (ISCAS). 1879--1882 . R. Naseer, Y. Boulghassoul, J. Draper, Sandeepan DasGupta, and A. Witulski. 2007. Critical Charge Characterization for Soft Error Rate Modeling in 90nm SRAM. In Proceedings of the 40th IEEE International Symposium on Circuits and Systems (ISCAS). 1879--1882."},{"key":"e_1_3_2_1_30_1","unstructured":"Ravi Rajwar and Martin Dixon. 2012. Intel Transactional Synchronization Extensions. In Intel Developer Forum.  Ravi Rajwar and Martin Dixon. 2012. Intel Transactional Synchronization Extensions. In Intel Developer Forum."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669129"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2011.5754515"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816023"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545226"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485344"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"e_1_3_2_1_40_1","unstructured":"J.F. Zielger and H. Puchner. 2004. SER-history Trends and Challenges: A Guide for Designing with Memory ICs. Cypress Inc.  J.F. Zielger and H. Puchner. 2004. SER-history Trends and Challenges: A Guide for Designing with Memory ICs. Cypress Inc."}],"event":{"name":"ICPP 2018: 47th International Conference on Parallel Processing","sponsor":["University of Oregon University of Oregon"],"location":"Eugene OR USA","acronym":"ICPP 2018"},"container-title":["Proceedings of the 47th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3225058.3225093","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3225058.3225093","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3225058.3225093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:07Z","timestamp":1750210747000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3225058.3225093"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,13]]},"references-count":40,"alternative-id":["10.1145\/3225058.3225093","10.1145\/3225058"],"URL":"https:\/\/doi.org\/10.1145\/3225058.3225093","relation":{},"subject":[],"published":{"date-parts":[[2018,8,13]]},"assertion":[{"value":"2018-08-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}