{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T11:07:37Z","timestamp":1755601657738,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,8,13]],"date-time":"2018-08-13T00:00:00Z","timestamp":1534118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,8,13]]},"DOI":"10.1145\/3225058.3225104","type":"proceedings-article","created":{"date-parts":[[2018,8,8]],"date-time":"2018-08-08T19:13:06Z","timestamp":1533755586000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Improving First Level Cache Efficiency for GPUs Using Dynamic Line Protection"],"prefix":"10.1145","author":[{"given":"Xian","family":"Zhu","sequence":"first","affiliation":[{"name":"Iowa State University, Ames, Iowa, USA"}]},{"given":"Robert","family":"Wernsman","sequence":"additional","affiliation":[{"name":"Iowa State University, Ames, Iowa, USA"}]},{"given":"Joseph","family":"Zambreno","sequence":"additional","affiliation":[{"name":"Iowa State University, Ames, Iowa, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,8,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_14"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1390156.1390170"},{"key":"e_1_3_2_1_4_1","volume-title":"the 3rd Workshop on Software Tools for MultiCore Syst.","author":"Catanzaro Bryan","year":"2008","unstructured":"Bryan Catanzaro , Narayanan Sundaram , and Kurt Keutzer . 2008 . A map reduce framework for programming graphics processors . In the 3rd Workshop on Software Tools for MultiCore Syst. Bryan Catanzaro, Narayanan Sundaram, and Kurt Keutzer. 2008. A map reduce framework for programming graphics processors. In the 3rd Workshop on Software Tools for MultiCore Syst."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.11"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"},{"key":"e_1_3_2_1_9_1","unstructured":"Peter N Glaskowsky. 2009. NVIDIA's Fermi: the first complete GPU computing architecture. White Paper. http:\/\/www.nvidia.com\/content\/PDF\/fermi_white_papers\/P.Glaskowsky_Nvidia's_Fermi-The_First_Complete_GPU_Architecture.pdf  Peter N Glaskowsky. 2009. NVIDIA's Fermi: the first complete GPU computing architecture. White Paper. http:\/\/www.nvidia.com\/content\/PDF\/fermi_white_papers\/P.Glaskowsky_Nvidia's_Fermi-The_First_Complete_GPU_Architecture.pdf"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454152"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304582"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. of the 22nd Int. Conf. on Parallel Architectures and Compilation Techniques.","author":"Kayiran Onur","year":"2013","unstructured":"Onur Kayiran , Adwait Jog , Mahmut Taylan Kandemir , and Chita Ranjan Das . 2013 . Neither more nor less: Optimizing thread-level parallelism for GPGPUs . In Proc. of the 22nd Int. Conf. on Parallel Architectures and Compilation Techniques. Onur Kayiran, Adwait Jog, Mahmut Taylan Kandemir, and Chita Ranjan Das. 2013. Neither more nor less: Optimizing thread-level parallelism for GPGPUs. In Proc. of the 22nd Int. Conf. on Parallel Architectures and Compilation Techniques."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835937"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753271"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751237"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"volume-title":"Tesla M2090 Dual-Slot Computing Processor Module. White Paper. http:\/\/www.nvidia.com\/docs\/IO\/43395\/Tesla-M2090-Board-Specification.pdf","year":"2011","key":"e_1_3_2_1_20_1","unstructured":"Nvidia. 2011 . Tesla M2090 Dual-Slot Computing Processor Module. White Paper. http:\/\/www.nvidia.com\/docs\/IO\/43395\/Tesla-M2090-Board-Specification.pdf Nvidia. 2011. Tesla M2090 Dual-Slot Computing Processor Module. White Paper. http:\/\/www.nvidia.com\/docs\/IO\/43395\/Tesla-M2090-Board-Specification.pdf"},{"key":"e_1_3_2_1_21_1","unstructured":"Nvidia. 2012. NVIDIA Kepler GK110 Architecture Whitepaper. White Paper. http:\/\/www.nvidia.com\/content\/PDF\/kepler\/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf  Nvidia. 2012. NVIDIA Kepler GK110 Architecture Whitepaper. White Paper. http:\/\/www.nvidia.com\/content\/PDF\/kepler\/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf"},{"key":"e_1_3_2_1_22_1","unstructured":"Nvidia. 2017. Developer Zone. https:\/\/developer.nvidia.com  Nvidia. 2017. Developer Zone. https:\/\/developer.nvidia.com"},{"key":"e_1_3_2_1_23_1","unstructured":"Nvidia. 2017. Nvidia CUDA Samples. http:\/\/docs.nvidia.com\/cuda\/cuda-samples\/index.html  Nvidia. 2017. Nvidia CUDA Samples. http:\/\/docs.nvidia.com\/cuda\/cuda-samples\/index.html"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"e_1_3_2_1_25_1","volume-title":"Geng Daniel Liu, and Wen-Mei W Hwu","author":"Stratton John A","year":"2012","unstructured":"John A Stratton , Christopher Rodrigues , I- Jui Sung , Nady Obeid , Li-Wen Chang , Nasser Anssari , Geng Daniel Liu, and Wen-Mei W Hwu . 2012 . Parboil : A revised benchmark suite for scientific and commercial throughput computing. Center for Reliable and High-Performance Computing 127 (2012). John A Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen Chang, Nasser Anssari, Geng Daniel Liu, and Wen-Mei W Hwu. 2012. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Center for Reliable and High-Performance Computing 127 (2012)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2716282.2716283"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056023"}],"event":{"name":"ICPP 2018: 47th International Conference on Parallel Processing","sponsor":["University of Oregon University of Oregon"],"location":"Eugene OR USA","acronym":"ICPP 2018"},"container-title":["Proceedings of the 47th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3225058.3225104","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3225058.3225104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:07Z","timestamp":1750210747000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3225058.3225104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,13]]},"references-count":27,"alternative-id":["10.1145\/3225058.3225104","10.1145\/3225058"],"URL":"https:\/\/doi.org\/10.1145\/3225058.3225104","relation":{},"subject":[],"published":{"date-parts":[[2018,8,13]]},"assertion":[{"value":"2018-08-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}