{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:57:04Z","timestamp":1773248224357,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,23]],"date-time":"2018-06-23T00:00:00Z","timestamp":1529712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,23]]},"DOI":"10.1145\/3225209.3225210","type":"proceedings-article","created":{"date-parts":[[2018,6,29]],"date-time":"2018-06-29T15:14:53Z","timestamp":1530285293000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Fast and precise routability analysis with conditional design rules"],"prefix":"10.1145","author":[{"given":"Ilgweon","family":"Kang","sequence":"first","affiliation":[{"name":"UC San Diego"}]},{"given":"Dongwon","family":"Park","sequence":"additional","affiliation":[{"name":"UC San Diego"}]},{"given":"Changho","family":"Han","sequence":"additional","affiliation":[{"name":"Samsung Electronics Ltd., Suwon, Republic of Korea"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[{"name":"UC San Diego"}]}],"member":"320","published-online":{"date-parts":[[2018,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774638"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565871"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.13.4.043018"},{"key":"e_1_3_2_1_4_1","first-page":"28.2.1","volume-title":"Proc. IEDM","author":"Bardon M. G.","year":"2016","unstructured":"M. G. Bardon : Holistic Design-Device Co-optimization for FinFETs and Lateral Nanowires \", Proc. IEDM , 2016 , pp. 28.2.1 -- 28.2.4 . M. G. Bardon et al., \"Extreme Scaling Enabled by 5 Tracks Cells: Holistic Design-Device Co-optimization for FinFETs and Lateral Nanowires\", Proc. IEDM, 2016, pp. 28.2.1--28.2.4."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036681"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036672"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062338"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036679"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847342"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744839"},{"key":"e_1_3_2_1_12_1","first-page":"574","volume-title":"Proc. ICCAD","author":"Hsu M.-K.","year":"2014","unstructured":"M.-K. Hsu , N. Katta , H. Y.-H. Lin , K. T.-H. Lin , K. H. Tam and K. C.-H. Wang , \"Design and Manufacturing Process Co-optimization in Nano-technology\" , Proc. ICCAD , 2014 , pp. 574 -- 581 . M.-K. Hsu, N. Katta, H. Y.-H. Lin, K. T.-H. Lin, K. H. Tam and K. C.-H. Wang, \"Design and Manufacturing Process Co-optimization in Nano-technology\", Proc. ICCAD, 2014, pp. 574--581."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2691365.2691446"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038251"},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"Proc. SPIE Advanced Lithography","author":"Lucas K.","year":"2012","unstructured":"K. Lucas , C. Cork , B. Yu , G. Luk-Pat , B. Painter and D. Z. Pan , \" Implications of Triple Patterning for 14nm Node Design and Patterning \", Proc. SPIE Advanced Lithography , 2012 , pp. 1 -- 12 . K. Lucas, C. Cork, B. Yu, G. Luk-Pat, B. Painter and D. Z. Pan, \"Implications of Triple Patterning for 14nm Node Design and Patterning\", Proc. SPIE Advanced Lithography, 2012, pp. 1--12."},{"key":"e_1_3_2_1_16_1","first-page":"244","volume-title":"Proc. ASPDAC","author":"Luo L.","year":"2008","unstructured":"L. Luo and M. D. F. Wong , \"Ordered Escape Routing Based on Boolean Satisfiability\" , Proc. ASPDAC , 2008 , pp. 244 -- 249 . L. Luo and M. D. F. Wong, \"Ordered Escape Routing Based on Boolean Satisfiability\", Proc. ASPDAC, 2008, pp. 244--249."},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Proc. SPIE Advanced Lithography","author":"Ma Y.","year":"2012","unstructured":"Y. Ma , J. Sweis , H. Yoshida , Y. Wang , J. Kye and H. J. Levinson , \" Self-Aligned Double Patterning (SADP) Compliant Design Flow \", Proc. SPIE Advanced Lithography , 2012 , pp. 1 -- 13 . Y. Ma, J. Sweis, H. Yoshida, Y. Wang, J. Kye and H. J. Levinson, \"Self-Aligned Double Patterning (SADP) Compliant Design Flow\", Proc. SPIE Advanced Lithography, 2012, pp. 1--13."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2010.35"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1004311"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013274"},{"key":"e_1_3_2_1_21_1","volume-title":"Artificial Intelligence - A Modern Approach","author":"Russel S.","year":"1995","unstructured":"S. Russel and P. Norvig , Artificial Intelligence - A Modern Approach , Prentice Hall , 1995 . S. Russel and P. Norvig, Artificial Intelligence - A Modern Approach, Prentice Hall, 1995."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228470"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062302"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036676"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133560"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717776"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399439"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2842612"},{"key":"e_1_3_2_1_29_1","volume-title":"Proc. SLIP","author":"Yuh P.-H.","year":"2011","unstructured":"P.-H. Yuh , C. C.-Y. Lin , T.-W. Huang , T.-Y. Ho , C.-L. Yang and Y.-W. Chang , \" A SAT-based Routing Algorithm for Cross-Referencing Biochips\" , Proc. SLIP , 2011 , Article 6. P.-H. Yuh, C. C.-Y. Lin, T.-W. Huang, T.-Y. Ho, C.-L. Yang and Y.-W. Chang, \"A SAT-based Routing Algorithm for Cross-Referencing Biochips\", Proc. SLIP, 2011, Article 6."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/333032.333040"},{"key":"e_1_3_2_1_32_1","unstructured":"Cadence Design Systems Inc. Sr Software Engineering Group Director personal communication 2017.  Cadence Design Systems Inc. Sr Software Engineering Group Director personal communication 2017."},{"key":"e_1_3_2_1_33_1","unstructured":"Espresso Logic Minimizer http:\/\/embedded.eecs.berkeley.edu\/pubs\/downloads\/espresso\/.  Espresso Logic Minimizer http:\/\/embedded.eecs.berkeley.edu\/pubs\/downloads\/espresso\/."},{"key":"e_1_3_2_1_34_1","unstructured":"IBM ILOG CPLEX http:\/\/www.ilog.com\/products\/cplex\/.  IBM ILOG CPLEX http:\/\/www.ilog.com\/products\/cplex\/."},{"key":"e_1_3_2_1_35_1","unstructured":"ITRS Report 2015 Edition http:\/\/www.semiconductors.org\/main\/2015_international_technology_roadmap_for_semiconductors_itrs\/.  ITRS Report 2015 Edition http:\/\/www.semiconductors.org\/main\/2015_international_technology_roadmap_for_semiconductors_itrs\/."},{"key":"e_1_3_2_1_36_1","unstructured":"Plingeling Multi-Threading SAT Solver http:\/\/fmv.jku.at\/lingeling\/.  Plingeling Multi-Threading SAT Solver http:\/\/fmv.jku.at\/lingeling\/."}],"event":{"name":"SLIP '18: System Level Interconnect Prediction Workshop","location":"San Francisco California","acronym":"SLIP '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"]},"container-title":["Proceedings of the 20th System Level Interconnect Prediction Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3225209.3225210","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3225209.3225210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:51Z","timestamp":1750210791000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3225209.3225210"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,23]]},"references-count":36,"alternative-id":["10.1145\/3225209.3225210","10.1145\/3225209"],"URL":"https:\/\/doi.org\/10.1145\/3225209.3225210","relation":{},"subject":[],"published":{"date-parts":[[2018,6,23]]},"assertion":[{"value":"2018-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}