{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T09:06:35Z","timestamp":1778576795666,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,23]],"date-time":"2018-06-23T00:00:00Z","timestamp":1529712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,23]]},"DOI":"10.1145\/3225209.3225213","type":"proceedings-article","created":{"date-parts":[[2018,6,29]],"date-time":"2018-06-29T15:14:53Z","timestamp":1530285293000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A design framework for processing-in-memory accelerator"],"prefix":"10.1145","author":[{"given":"Di","family":"Gao","sequence":"first","affiliation":[{"name":"Zhejiang University"}]},{"given":"Tianhao","family":"Shen","sequence":"additional","affiliation":[{"name":"Zhejiang University"}]},{"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"Zhejiang University"}]}],"member":"320","published-online":{"date-parts":[[2018,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.73"},{"key":"e_1_3_2_1_2_1","unstructured":"Computing Community Consortium \"Challenges and Opportunities with Big Data \" 2012. DOI= http:\/\/cra.org\/ccc\/docs\/init\/bigdatawhitepaper.pdf.  Computing Community Consortium \"Challenges and Opportunities with Big Data \" 2012. DOI= http:\/\/cra.org\/ccc\/docs\/init\/bigdatawhitepaper.pdf."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_3_2_1_5_1","first-page":"25","volume-title":"Mechanisms, Evaluation,\" in IEEE International Conference on Computer Design (ICCD)","author":"Hsieh K.","year":"2016","unstructured":"K. Hsieh , et. al., \"Accelerating Pointer Chasing in 3D-sacked Memory: Challenges , Mechanisms, Evaluation,\" in IEEE International Conference on Computer Design (ICCD) , pp. 25 -- 32 , 2016 . K. Hsieh, et. al., \"Accelerating Pointer Chasing in 3D-sacked Memory: Challenges, Mechanisms, Evaluation,\" in IEEE International Conference on Computer Design (ICCD), pp.25--32, 2016."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_9_1","first-page":"248","volume-title":"International Conference on Application-Specific Systems, Architectures and Processors","author":"Akin B.","year":"2014","unstructured":"B. Akin , et. al., \" Understanding the Design Space of DRAM- Optimized Hardware FFT Accelerators ,\" in IEEE 25thh International Conference on Application-Specific Systems, Architectures and Processors , pp. 248 -- 255 , 2014 . B. Akin, et. al., \"Understanding the Design Space of DRAM-Optimized Hardware FFT Accelerators,\" in IEEE 25thh International Conference on Application-Specific Systems, Architectures and Processors, pp.248--255, 2014."},{"key":"e_1_3_2_1_10_1","volume-title":"et. al., \"3D-Stacked Memory-Side Acceleration: Accelerator and System Design,\" in Workshop on Near-data Processing","author":"Guo Q.","year":"2014","unstructured":"Q. Guo , et. al., \"3D-Stacked Memory-Side Acceleration: Accelerator and System Design,\" in Workshop on Near-data Processing , 2014 . Q. Guo, et. al., \"3D-Stacked Memory-Side Acceleration: Accelerator and System Design,\" in Workshop on Near-data Processing, 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897969"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"}],"event":{"name":"SLIP '18: System Level Interconnect Prediction Workshop","location":"San Francisco California","acronym":"SLIP '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"]},"container-title":["Proceedings of the 20th System Level Interconnect Prediction Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3225209.3225213","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3225209.3225213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:51Z","timestamp":1750210791000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3225209.3225213"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,23]]},"references-count":15,"alternative-id":["10.1145\/3225209.3225213","10.1145\/3225209"],"URL":"https:\/\/doi.org\/10.1145\/3225209.3225213","relation":{},"subject":[],"published":{"date-parts":[[2018,6,23]]},"assertion":[{"value":"2018-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}