{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:04Z","timestamp":1750221244247,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,15]],"date-time":"2018-07-15T00:00:00Z","timestamp":1531612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,15]]},"DOI":"10.1145\/3229631.3229634","type":"proceedings-article","created":{"date-parts":[[2019,1,14]],"date-time":"2019-01-14T13:15:25Z","timestamp":1547471725000},"page":"18-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A new generic HLS approach for heterogeneous computing"],"prefix":"10.1145","author":[{"given":"Philipp","family":"Holzinger","sequence":"first","affiliation":[{"name":"Friedrich-Alexander-University, Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-University, Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-University, Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,7,15]]},"reference":[{"volume-title":"Implementing FPGA Design with the OpenCL Standard. (Nov","year":"2013","key":"e_1_3_2_1_1_1","unstructured":"Altera. 2013. Implementing FPGA Design with the OpenCL Standard. (Nov 2013 ). https:\/\/www.altera.com\/en_US\/pdfs\/literature\/wp\/wp-01173-opencl.pdf Altera. 2013. Implementing FPGA Design with the OpenCL Standard. (Nov 2013). https:\/\/www.altera.com\/en_US\/pdfs\/literature\/wp\/wp-01173-opencl.pdf"},{"key":"e_1_3_2_1_2_1","volume-title":"ROCm: Open Platform For Development, Discovery and Education around GPU Computing. (April","author":"AMD.","year":"2016","unstructured":"AMD. 2016. ROCm: Open Platform For Development, Discovery and Education around GPU Computing. (April 2016 ). https:\/\/gpuopen.com\/compute-product\/rocm\/ AMD. 2016. ROCm: Open Platform For Development, Discovery and Education around GPU Computing. (April 2016). https:\/\/gpuopen.com\/compute-product\/rocm\/"},{"key":"e_1_3_2_1_3_1","volume-title":"New advances of high-level synthesis for efficient and reliable hardware design. Integration, the VLSI Journal 58","author":"Campbell Keith","year":"2017","unstructured":"Keith Campbell , Wei Zuo , and Deming Chen . 2017. New advances of high-level synthesis for efficient and reliable hardware design. Integration, the VLSI Journal 58 ( 2017 ), 189--214. Keith Campbell, Wei Zuo, and Deming Chen. 2017. New advances of high-level synthesis for efficient and reliable hardware design. Integration, the VLSI Journal 58 (2017), 189--214."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718365"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"e_1_3_2_1_7_1","unstructured":"HSA Foundation. 2018. Harmonizing the Industry around Heterogeneous Computing. (2018). http:\/\/www.hsafoundation.com\/  HSA Foundation. 2018. Harmonizing the Industry around Heterogeneous Computing. (2018). http:\/\/www.hsafoundation.com\/"},{"volume-title":"HSA-Enabled DSPs and Accelerators. In IEEE Global Conference on Signal and Information Processing (GlobalSIP). 1407--1411","author":"Glossner J.","key":"e_1_3_2_1_8_1","unstructured":"J. Glossner , P. Blinzer , and J. Takala . 2015 . HSA-Enabled DSPs and Accelerators. In IEEE Global Conference on Signal and Information Processing (GlobalSIP). 1407--1411 . J. Glossner, P. Blinzer, and J. Takala. 2015. HSA-Enabled DSPs and Accelerators. In IEEE Global Conference on Signal and Information Processing (GlobalSIP). 1407--1411."},{"key":"e_1_3_2_1_9_1","volume-title":"Extended Instruction Set, and Extension Specifications. (Jan","author":"Khronos Group","year":"2018","unstructured":"Khronos Group . 2018. SPIR-V , Extended Instruction Set, and Extension Specifications. (Jan . 2018 ). https:\/\/www.khronos.org\/registry\/spir-v\/ Khronos Group. 2018. SPIR-V, Extended Instruction Set, and Extension Specifications. (Jan. 2018). https:\/\/www.khronos.org\/registry\/spir-v\/"},{"volume-title":"2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 247--252","author":"Guidi G.","key":"e_1_3_2_1_10_1","unstructured":"G. Guidi , E. Reggiani , L. D. Tucci , G. Durelli , M. Blott , and M. D. Santambrogio . 2016. On How to Improve FPGA-Based Systems Design Productivity via SDAccel . In 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 247--252 . G. Guidi, E. Reggiani, L. D. Tucci, G. Durelli, M. Blott, and M. D. Santambrogio. 2016. On How to Improve FPGA-Based Systems Design Productivity via SDAccel. In 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 247--252."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/114005.102808"},{"key":"e_1_3_2_1_12_1","volume-title":"HSA Foundation Specification Version 1.1. (May","author":"Foundation HSA","year":"2016","unstructured":"HSA Foundation . 2016. HSA Foundation Specification Version 1.1. (May 2016 ). http:\/\/www.hsafoundation.com\/standards\/ HSA Foundation. 2016. HSA Foundation Specification Version 1.1. (May 2016). http:\/\/www.hsafoundation.com\/standards\/"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629547"},{"volume-title":"An Overview of Altera SDK for OpenCL: A User Perspective. In 2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE). 559--564","author":"Janik I.","key":"e_1_3_2_1_14_1","unstructured":"I. Janik , Q. Tang , and M. Khalid . 2015 . An Overview of Altera SDK for OpenCL: A User Perspective. In 2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE). 559--564 . I. Janik, Q. Tang, and M. Khalid. 2015. An Overview of Altera SDK for OpenCL: A User Perspective. In 2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE). 559--564."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211105"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874889"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718343"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2833157.2833162"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873887"},{"key":"e_1_3_2_1_20_1","volume-title":"The proceedings of the seventh IEEE international conference on","volume":"2","author":"Lowe David G","year":"1999","unstructured":"David G Lowe . 1999 . Object Recognition from Local Scale-Invariant Features. In Computer vision, 1999 . The proceedings of the seventh IEEE international conference on , Vol. 2 . Ieee, 1150--1157. David G Lowe. 1999. Object Recognition from Local Scale-Invariant Features. In Computer vision, 1999. The proceedings of the seventh IEEE international conference on, Vol. 2. Ieee, 1150--1157."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482093"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2017.8122108"},{"key":"e_1_3_2_1_23_1","volume-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers. 8--11","author":"Su Lisa T.","year":"2013","unstructured":"Lisa T. Su . 2013 . Architecting the Future through Heterogeneous Computing . In IEEE International Solid-State Circuits Conference Digest of Technical Papers. 8--11 . http:\/\/ieeexplore.ieee.org\/stamp\/stamp.jsp?arnumber=6487618 Lisa T. Su. 2013. Architecting the Future through Heterogeneous Computing. In IEEE International Solid-State Circuits Conference Digest of Technical Papers. 8--11. http:\/\/ieeexplore.ieee.org\/stamp\/stamp.jsp?arnumber=6487618"},{"key":"e_1_3_2_1_24_1","unstructured":"W Hwu Wen-mei. 2015. Heterogeneous System Architecture: A New Compute Platform Infrastructure. Morgan Kaufmann.   W Hwu Wen-mei. 2015. Heterogeneous System Architecture: A New Compute Platform Infrastructure. Morgan Kaufmann."},{"key":"e_1_3_2_1_25_1","unstructured":"Xilinx. 2014. The Xilinx SDAccel Development Environment. (2014). https:\/\/www.xilinx.com\/publications\/prod_mktg\/sdx\/sdaccel-backgrounder.pdf  Xilinx. 2014. The Xilinx SDAccel Development Environment. (2014). https:\/\/www.xilinx.com\/publications\/prod_mktg\/sdx\/sdaccel-backgrounder.pdf"},{"volume-title":"Vivado Design Suite User Guide: High-Level Synthesis. (Oct","year":"2014","key":"e_1_3_2_1_26_1","unstructured":"Xilinx. 2014. Vivado Design Suite User Guide: High-Level Synthesis. (Oct . 2014 ). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_2\/ug902-vivado-high-level-synthesis.pdf Xilinx. 2014. Vivado Design Suite User Guide: High-Level Synthesis. (Oct. 2014). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_2\/ug902-vivado-high-level-synthesis.pdf"}],"event":{"name":"SAMOS XVIII: Architectures, Modeling, and Simulation","acronym":"SAMOS XVIII","location":"Pythagorion Greece"},"container-title":["Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3229631.3229634","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3229631.3229634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:37Z","timestamp":1750212457000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3229631.3229634"}},"subtitle":["on the feasibility of high-level synthesis in HSA-compatible systems"],"short-title":[],"issued":{"date-parts":[[2018,7,15]]},"references-count":26,"alternative-id":["10.1145\/3229631.3229634","10.1145\/3229631"],"URL":"https:\/\/doi.org\/10.1145\/3229631.3229634","relation":{},"subject":[],"published":{"date-parts":[[2018,7,15]]},"assertion":[{"value":"2018-07-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}