{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:04Z","timestamp":1750221244859,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,15]],"date-time":"2018-07-15T00:00:00Z","timestamp":1531612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,15]]},"DOI":"10.1145\/3229631.3235025","type":"proceedings-article","created":{"date-parts":[[2019,1,14]],"date-time":"2019-01-14T13:15:25Z","timestamp":1547471725000},"page":"81-88","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Towards power management verification of time-triggered systems using virtual platforms"],"prefix":"10.1145","author":[{"given":"S\u00f6ren","family":"Schreiner","sequence":"first","affiliation":[{"name":"OFFIS, Oldenburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Razi","family":"Seyyedi","sequence":"additional","affiliation":[{"name":"OFFIS, Oldenburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maher","family":"Fakih","sequence":"additional","affiliation":[{"name":"OFFIS, Oldenburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kim","family":"Gr\u00fcttner","sequence":"additional","affiliation":[{"name":"OFFIS, Oldenburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Nebel","sequence":"additional","affiliation":[{"name":"Carl von Ossietzky Universit\u00e4t, Oldenburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,7,15]]},"reference":[{"volume-title":"Timed Automata: Semantics, Algorithms and Tools","year":"2004","author":"Bengtsson Johan","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3131347"},{"key":"e_1_3_2_1_3_1","unstructured":"OFFIS e.V. 2018. Timed-Value Streams. https:\/\/github.com\/offis\/libtvs\/.  OFFIS e.V. 2018. Timed-Value Streams. https:\/\/github.com\/offis\/libtvs\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.05.016"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2017.12.001"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Philipp A. Hartmann Kim Gr\u00fcttner and Wolfgang Nebel. 2015. Advanced System C Tracing and Analysis Framework for Extra-Functional Properties. Springer International Publishing Cham 141--152.  Philipp A. Hartmann Kim Gr\u00fcttner and Wolfgang Nebel. 2015. Advanced System C Tracing and Analysis Framework for Extra-Functional Properties. Springer International Publishing Cham 141--152.","DOI":"10.1007\/978-3-319-16214-0_12"},{"key":"e_1_3_2_1_7_1","unstructured":"IEEE. 2001. IEEE Standard Verilog Hardware Description Language. 856 pages.  IEEE. 2001. IEEE Standard Verilog Hardware Description Language. 856 pages."},{"key":"e_1_3_2_1_8_1","unstructured":"Imperas Ltd. 2018. Open Virtual Platforms (OVP). http:\/\/www.ovpworld.org\/.  Imperas Ltd. 2018. Open Virtual Platforms (OVP). http:\/\/www.ovpworld.org\/."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2008.21"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"B. Kapoor A. Hunter and P. Tiwari. 2011. Power management verification experiences in Wireless SoCs. In 2011 Design Automation Test in Europe. 1--2.  B. Kapoor A. Hunter and P. Tiwari. 2011. Power management verification experiences in Wireless SoCs. In 2011 Design Automation Test in Europe. 1--2.","DOI":"10.1109\/DATE.2011.5763089"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/827267.828905"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1993.627355"},{"volume-title":"17th Asia and South Pacific Design Automation Conference. 579--584","author":"Kumar J. A.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/s100090050010"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1715759.1715771"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.16"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617400023"},{"key":"e_1_3_2_1_18_1","unstructured":"Marius Mikucionis. 2015. Uppaal Timed Automata Parser Library. http:\/\/people.cs.aau.dk\/~marius\/utap\/.  Marius Mikucionis. 2015. Uppaal Timed Automata Parser Library. http:\/\/people.cs.aau.dk\/~marius\/utap\/."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.209"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.34"},{"volume-title":"Euromicro Conference on Digital System Design, DSD 2018","year":"2018","author":"Onaindia Peio","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","unstructured":"Michael J. Pont. 2001. Patterns for Time-triggered Embedded Systems: Building Reliable Applications with the 8051 Family of Microcontrollers. ACM Press\/Addison-Wesley Publishing Co.   Michael J. Pont. 2001. Patterns for Time-triggered Embedded Systems: Building Reliable Applications with the 8051 Family of Microcontrollers. ACM Press\/Addison-Wesley Publishing Co."},{"volume-title":"2017 Euromicro Conference on Digital System Design (DSD). 315--322","author":"Schreiner S.","key":"e_1_3_2_1_23_1"},{"volume-title":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 348--353","author":"Schreiner S.","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00010"},{"volume-title":"Sixth IEEE International High-Level Design Validation and Test Workshop. 53--57","author":"Shukla S. K.","key":"e_1_3_2_1_26_1"},{"key":"e_1_3_2_1_27_1","unstructured":"toem GmbH. 2018. impulse - waveform viewer and analyser tool. http:\/\/toem.de\/index.php\/projects\/impulse.  toem GmbH. 2018. impulse - waveform viewer and analyser tool. http:\/\/toem.de\/index.php\/projects\/impulse."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2011.14"}],"event":{"name":"SAMOS XVIII: Architectures, Modeling, and Simulation","acronym":"SAMOS XVIII","location":"Pythagorion Greece"},"container-title":["Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3229631.3235025","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3229631.3235025","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:07:38Z","timestamp":1750212458000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3229631.3235025"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,15]]},"references-count":28,"alternative-id":["10.1145\/3229631.3235025","10.1145\/3229631"],"URL":"https:\/\/doi.org\/10.1145\/3229631.3235025","relation":{},"subject":[],"published":{"date-parts":[[2018,7,15]]},"assertion":[{"value":"2018-07-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}