{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T10:20:25Z","timestamp":1777630825244,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,8,13]],"date-time":"2018-08-13T00:00:00Z","timestamp":1534118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,8,13]]},"DOI":"10.1145\/3229710.3229752","type":"proceedings-article","created":{"date-parts":[[2018,7,31]],"date-time":"2018-07-31T16:28:33Z","timestamp":1533054513000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["DROM"],"prefix":"10.1145","author":[{"given":"Marco","family":"D'Amico","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marta","family":"Garcia-Gasulla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V\u00edctor","family":"L\u00f3pez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ana","family":"Jokanovic","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ra\u00fcl","family":"Sirvent","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julita","family":"Corbalan","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,8,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2016. Intel\u00a9OpenMP Runtime Library. (2016). https:\/\/www.openmprtl.org\/  2016. Intel\u00a9OpenMP Runtime Library. (2016). https:\/\/www.openmprtl.org\/"},{"key":"e_1_3_2_1_2_1","unstructured":"2016. PMPI profiling interface. (2016). https:\/\/www.open-mpi.org\/faq\/?category=perftools  2016. PMPI profiling interface. (2016). https:\/\/www.open-mpi.org\/faq\/?category=perftools"},{"key":"e_1_3_2_1_3_1","unstructured":"2016. TR4: OpenMP Version 5.0 Preview 1. (2016). http:\/\/www.openmp.org\/wp-content\/uploads\/openmp-tr4.pdf  2016. TR4: OpenMP Version 5.0 Preview 1. (2016). http:\/\/www.openmp.org\/wp-content\/uploads\/openmp-tr4.pdf"},{"key":"e_1_3_2_1_4_1","unstructured":"2017. Malleable CoreNeuron source code. (2017). https:\/\/github.com\/BlueBrain\/CoreNeuron\/tree\/hbp_dlb  2017. Malleable CoreNeuron source code. (2017). https:\/\/github.com\/BlueBrain\/CoreNeuron\/tree\/hbp_dlb"},{"key":"e_1_3_2_1_5_1","unstructured":"2017. Malleable NEST source code. (2017). https:\/\/github.com\/mggasulla\/nest-simulator\/tree\/malleability  2017. Malleable NEST source code. (2017). https:\/\/github.com\/mggasulla\/nest-simulator\/tree\/malleability"},{"key":"e_1_3_2_1_6_1","unstructured":"2018. DLB-DROM source code. (2018). https:\/\/github.com\/bsc-pm\/dlb\/  2018. DLB-DROM source code. (2018). https:\/\/github.com\/bsc-pm\/dlb\/"},{"key":"e_1_3_2_1_7_1","unstructured":"2018. The GNU C library: CPU Affinity. (2018). https:\/\/www.gnu.org\/software\/libc\/manual\/html_node\/CPU-Affinity.html  2018. The GNU C library: CPU Affinity. (2018). https:\/\/www.gnu.org\/software\/libc\/manual\/html_node\/CPU-Affinity.html"},{"key":"e_1_3_2_1_8_1","volume-title":"SLURM: Simple Linux Utility for Resource Management. In Job Scheduling Strategies for Parallel Processing. 44--60.","author":"Yoo A. B.","year":"2003","unstructured":"Yoo A. B. , Jette M. A., and Grondona M . 2003 . SLURM: Simple Linux Utility for Resource Management. In Job Scheduling Strategies for Parallel Processing. 44--60. Yoo A. B., Jette M. A., and Grondona M. 2003. SLURM: Simple Linux Utility for Resource Management. In Job Scheduling Strategies for Parallel Processing. 44--60."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3127024.3127027"},{"key":"e_1_3_2_1_10_1","volume-title":"https:\/\/www.bsc.es\/marenostrum\/marenostrum\/mn3","author":"Barcelona Supercomputing Center","year":"2014","unstructured":"Barcelona Supercomputing Center . 2014. Marenostrum 3. ( 2014 ). https:\/\/www.bsc.es\/marenostrum\/marenostrum\/mn3 Barcelona Supercomputing Center. 2014. Marenostrum 3. (2014). https:\/\/www.bsc.es\/marenostrum\/marenostrum\/mn3"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966884.2966917"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"A. Duran E. Ayguad\u00e9 R. M. Badia J. Labarta L. Martinell X. Martorell and J. Planas. 2011. Ompss: a Proposal for Programming Heterogeneous Multi-Core Architectures. Parallel Processing Letters 21 (2011).  A. Duran E. Ayguad\u00e9 R. M. Badia J. Labarta L. Martinell X. Martorell and J. Planas. 2011. Ompss: a Proposal for Programming Heterogeneous Multi-Core Architectures. Parallel Processing Letters 21 (2011).","DOI":"10.1142\/S0129626411000151"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/181014.181331"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 11th International Conference on Distributed Computing and Networking. 242--257","author":"M. Cera","year":"2010","unstructured":"M. Cera et al. 2010 . Supporting Malleability in Parallel Architectures with Dynamic CPUSETs Mapping and Dynamic MPI . In Proceedings of the 11th International Conference on Distributed Computing and Networking. 242--257 . M. Cera et al. 2010. Supporting Malleability in Parallel Architectures with Dynamic CPUSETs Mapping and Dynamic MPI. In Proceedings of the 11th International Conference on Distributed Computing and Networking. 242--257."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.34"},{"key":"e_1_3_2_1_16_1","volume-title":"Feitelson and Larry Rudolph","author":"Dror","year":"1996","unstructured":"Dror G. Feitelson and Larry Rudolph . 1996 . Toward convergence in job schedulers for parallel supercomputers. In Job Scheduling Strategies for Parallel Processing. Berlin, Heidelberg , 1--26. Dror G. Feitelson and Larry Rudolph. 1996. Toward convergence in job schedulers for parallel supercomputers. In Job Scheduling Strategies for Parallel Processing. Berlin, Heidelberg, 1--26."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.56"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2014.05.004"},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the IEEE International Conference on High Performance Computing (HiPC '14)","author":"Gupta Abhishek","unstructured":"Abhishek Gupta , Bilge Acun , Osman Sarood , and Laxmikant V. Kale . 2014. Towards Realizing the Potential of Malleable Parallel Jobs . In Proceedings of the IEEE International Conference on High Performance Computing (HiPC '14) . Goa, India. Abhishek Gupta, Bilge Acun, Osman Sarood, and Laxmikant V. Kale. 2014. Towards Realizing the Potential of Malleable Parallel Jobs. In Proceedings of the IEEE International Conference on High Performance Computing (HiPC '14). Goa, India."},{"key":"e_1_3_2_1_20_1","volume-title":"Adaptive MPI. In Proceedings of the 16th International Workshop on Languages and Compilers for Parallel Computing.","author":"Huang C.","unstructured":"C. Huang , O. Lawlor , and L. V. Kal\u00e9 . 2003 . Adaptive MPI. In Proceedings of the 16th International Workshop on Languages and Compilers for Parallel Computing. C. Huang, O. Lawlor, and L. V. Kal\u00e9. 2003. Adaptive MPI. In Proceedings of the 16th International Workshop on Languages and Compilers for Parallel Computing."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2004.27"},{"key":"e_1_3_2_1_22_1","volume-title":"www.ibm.com\/support\/knowledgecenter\/en\/SSETD4_9.1.2\/lsf_welcome.html","author":"IBM.","year":"2014","unstructured":"IBM. 2014. Platform LSF. ( 2014 ). www.ibm.com\/support\/knowledgecenter\/en\/SSETD4_9.1.2\/lsf_welcome.html IBM. 2014. Platform LSF. (2014). www.ibm.com\/support\/knowledgecenter\/en\/SSETD4_9.1.2\/lsf_welcome.html"},{"key":"e_1_3_2_1_23_1","volume-title":"CoreNeuron Neuronal Network Simulator Optimization Opportunities and Early Experience. In GPU Technology Conference.","author":"Kumbhar P.","unstructured":"P. Kumbhar and M. Hines . 2016 . CoreNeuron Neuronal Network Simulator Optimization Opportunities and Early Experience. In GPU Technology Conference. P. Kumbhar and M. Hines. 2016. CoreNeuron Neuronal Network Simulator Optimization Opportunities and Early Experience. In GPU Technology Conference."},{"key":"e_1_3_2_1_24_1","volume-title":"et. al","author":"S.","year":"2017","unstructured":"Kunkel, S. et. al . 2017 . NEST 2.12.0. (2017). Kunkel, S. et. al. 2017. NEST 2.12.0. (2017)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503267"},{"key":"e_1_3_2_1_26_1","volume-title":"DJSB: Dynamic Job Scheduling Benchmark. In Job Scheduling Strategies for Parallel Processing: 21st International Workshop, JSSPP 2017","author":"Lopez V.","year":"2017","unstructured":"V. Lopez , A. Jokanovic , M. D'Amico , M. Garcia , R. Sirvent , and J. Corbalan . 2017 . DJSB: Dynamic Job Scheduling Benchmark. In Job Scheduling Strategies for Parallel Processing: 21st International Workshop, JSSPP 2017 , Orlando, FL, USA , June 2, 2017 , Revised Selected Papers. V. Lopez, A. Jokanovic, M. D'Amico, M. Garcia, R. Sirvent, and J. Corbalan. 2017. DJSB: Dynamic Job Scheduling Benchmark. In Job Scheduling Strategies for Parallel Processing: 21st International Workshop, JSSPP 2017, Orlando, FL, USA, June 2, 2017, Revised Selected Papers."},{"key":"e_1_3_2_1_27_1","first-page":"167","article-title":"Scheduling Malleable and Nonmalleable Parallel Tasks","volume":"94","author":"Ludwig Walter","year":"1994","unstructured":"Walter Ludwig and Prasoon Tiwari . 1994 . Scheduling Malleable and Nonmalleable Parallel Tasks .. In SODA , Vol. 94. 167 -- 176 . Walter Ludwig and Prasoon Tiwari. 1994. Scheduling Malleable and Nonmalleable Parallel Tasks.. In SODA, Vol. 94. 167--176.","journal-title":"SODA"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2007.45"},{"key":"e_1_3_2_1_29_1","volume-title":"Enhancing the Performance of Malleable MPI Applications by Using Performance-aware Dynamic Reconfiguration. Parallel Comput. 46 (July","author":"Martin Gonzalo","year":"2015","unstructured":"Gonzalo Martin , David E. Singh , Maria-Cristina Marinescu , and Jes\u00fas Carretero . 2015. Enhancing the Performance of Malleable MPI Applications by Using Performance-aware Dynamic Reconfiguration. Parallel Comput. 46 (July 2015 ). Gonzalo Martin, David E. Singh, Maria-Cristina Marinescu, and Jes\u00fas Carretero. 2015. Enhancing the Performance of Malleable MPI Applications by Using Performance-aware Dynamic Reconfiguration. Parallel Comput. 46 (July 2015)."},{"key":"e_1_3_2_1_30_1","volume-title":"Memory Bandwidth and Machine Balance in Current High Performance Computers. Technical Committee on Computer Architecture","author":"McCalpin John D.","year":"1995","unstructured":"John D. McCalpin . 1995. Memory Bandwidth and Machine Balance in Current High Performance Computers. Technical Committee on Computer Architecture ( 1995 ). John D. McCalpin. 1995. Memory Bandwidth and Machine Balance in Current High Performance Computers. Technical Committee on Computer Architecture (1995)."},{"key":"e_1_3_2_1_31_1","unstructured":"Message Passing Interface Forum. 2015. MPI Specifications 3.1 http:\/\/mpiforum.org\/docs\/mpi-3.1\/mpi31-report.pdf. (2015).  Message Passing Interface Forum. 2015. MPI Specifications 3.1 http:\/\/mpiforum.org\/docs\/mpi-3.1\/mpi31-report.pdf. (2015)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/305619.305622"},{"key":"e_1_3_2_1_33_1","unstructured":"OpenMP. 27\/4\/2018. OpenMP 4.5 Specifications http:\/\/www.openmp.org\/wp-content\/uploads\/openmp-4.5.pdf. (27\/4\/2018).  OpenMP. 27\/4\/2018. OpenMP 4.5 Specifications http:\/\/www.openmp.org\/wp-content\/uploads\/openmp-4.5.pdf. (27\/4\/2018)."},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of WoTUG-18: transputer and occam developments","volume":"44","author":"Pillet Vincent","year":"1995","unstructured":"Vincent Pillet , Jes\u00fas Labarta , Toni Cortes , and Sergi Girona . 1995 . Paraver: A tool to visualize and analyze parallel code . In Proceedings of WoTUG-18: transputer and occam developments , Vol. 44 . IOS Press, 17--31. Vincent Pillet, Jes\u00fas Labarta, Toni Cortes, and Sergi Girona. 1995. Paraver: A tool to visualize and analyze parallel code. In Proceedings of WoTUG-18: transputer and occam developments, Vol. 44. IOS Press, 17--31."},{"key":"e_1_3_2_1_35_1","unstructured":"Human Brain Project. 2017. https:\/\/www.humanbrainproject.eu\/en\/. (2017).  Human Brain Project. 2017. https:\/\/www.humanbrainproject.eu\/en\/. (2017)."},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques.","author":"Utrera G.","unstructured":"G. Utrera , J. Corbalan , and J. Labarta . 2004. Implementing Malleability on MPI Jobs . In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques. G. Utrera, J. Corbalan, and J. Labarta. 2004. Implementing Malleability on MPI Jobs. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques."}],"event":{"name":"ICPP '18 Comp: 47th International Conference on Parallel Processing Companion","location":"Eugene OR USA","acronym":"ICPP '18 Comp","sponsor":["University of Oregon University of Oregon"]},"container-title":["Proceedings of the 47th International Conference on Parallel Processing Companion"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3229710.3229752","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3229710.3229752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:13:11Z","timestamp":1750212791000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3229710.3229752"}},"subtitle":["Enabling Efficient and Effortless Malleability for Resource Managers"],"short-title":[],"issued":{"date-parts":[[2018,8,13]]},"references-count":36,"alternative-id":["10.1145\/3229710.3229752","10.1145\/3229710"],"URL":"https:\/\/doi.org\/10.1145\/3229710.3229752","relation":{},"subject":[],"published":{"date-parts":[[2018,8,13]]},"assertion":[{"value":"2018-08-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}