{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:09Z","timestamp":1750221189310,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,6,26]],"date-time":"2018-06-26T00:00:00Z","timestamp":1529971200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,6,26]]},"DOI":"10.1145\/3231053.3231060","type":"proceedings-article","created":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T14:00:37Z","timestamp":1535637637000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Loop unrolling effect on parallel code optimization"],"prefix":"10.1145","author":[{"given":"Karim","family":"Soliman","sequence":"first","affiliation":[{"name":"Pharos University in Alexandria (PUA), Alexandria, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marwa El","family":"Shenawy","sequence":"additional","affiliation":[{"name":"Arab Academy for Science, Technology & Maritime Transport (AAST), Alexandria, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed Abou El","family":"Farag","sequence":"additional","affiliation":[{"name":"Arab Academy for Science, Technology & Maritime Transport (AAST), Alexandria, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,6,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"USA","author":"Hutcheson A.","year":"2011","unstructured":"A. Hutcheson and V. Natoli , \" Memory Bound vs. Compute Bound: A Quantitative Study of Cache and Memory Bandwidth in High Performance Applications,\" Stone Ridge Technology , USA , 2011 . A. Hutcheson and V. Natoli, \"Memory Bound vs. Compute Bound: A Quantitative Study of Cache and Memory Bandwidth in High Performance Applications,\" Stone Ridge Technology, USA, 2011."},{"key":"e_1_3_2_1_2_1","first-page":"178","article-title":"All-pairs shortest paths computation in the BSP model","author":"Tiskin A.","year":"2001","unstructured":"A. Tiskin , \" All-pairs shortest paths computation in the BSP model ,\" in ICALP , 2001 , pp. 178 -- 189 . A. Tiskin, \"All-pairs shortest paths computation in the BSP model,\" in ICALP, 2001, pp. 178--189.","journal-title":"ICALP"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1137\/110821172"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1137\/13093426X"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1002\/jcc.23216"},{"issue":"1","key":"e_1_3_2_1_6_1","first-page":"3","article-title":"Exploiting sparsity in primaldual interior-point methods for semidefinite programming","volume":"79","author":"Fujisawa K.","year":"1997","unstructured":"K. Fujisawa , M. Kojima , and K. Nakata , \" Exploiting sparsity in primaldual interior-point methods for semidefinite programming ,\" Mathematical Programming , vol. 79 , no. 1 -- 3 , pp. 235--253, 1997 . K. Fujisawa, M. Kojima, and K. Nakata, \"Exploiting sparsity in primaldual interior-point methods for semidefinite programming,\" Mathematical Programming, vol. 79, no. 1--3, pp. 235--253, 1997.","journal-title":"Mathematical Programming"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2676536.2676544"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.2307\/2528966"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/asm018"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1093\/biostatistics\/kxm045"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1198\/jasa.2009.0126"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1111\/rssb.12088"},{"key":"e_1_3_2_1_13_1","first-page":"3165","article-title":"Big & quic: Sparse inverse covariance estimation for a million variables","author":"Hsieh C.-J.","year":"2013","unstructured":"C.-J. Hsieh , M. A. Sustik , I. S. Dhillon , P. K. Ravikumar , and R. Poldrack , \" Big & quic: Sparse inverse covariance estimation for a million variables ,\" in NIPS , 2013 , pp. 3165 -- 3173 . C.-J. Hsieh, M. A. Sustik, I. S. Dhillon, P. K. Ravikumar, and R. Poldrack, \"Big & quic: Sparse inverse covariance estimation for a million variables,\" in NIPS, 2013, pp. 3165--3173.","journal-title":"NIPS"},{"key":"e_1_3_2_1_14_1","volume-title":"Communication-Avoiding Parallel Sparse-Dense Matrix-Matrix Multiplication,\" in IEEE International Parallel and Distributed Processing Symposium","author":"Koanantakool P.","year":"2016","unstructured":"P. Koanantakool , A. Azad , A. Buluc , D. Morozov , S.-Y. Oh , L. Oliker and K. Yelick , \" Communication-Avoiding Parallel Sparse-Dense Matrix-Matrix Multiplication,\" in IEEE International Parallel and Distributed Processing Symposium , 2016 . P. Koanantakool, A. Azad, A. Buluc, D. Morozov, S.-Y. Oh, L. Oliker and K. Yelick, \"Communication-Avoiding Parallel Sparse-Dense Matrix-Matrix Multiplication,\" in IEEE International Parallel and Distributed Processing Symposium, 2016."},{"key":"e_1_3_2_1_15_1","volume-title":"USA","author":"Saule E.","year":"2013","unstructured":"E. Saule , K. Kaya and U. V. Catalyurek , \" Performance Evaluation of Sparse Matrix Multiplication Kernels on Intel Xeon Phi,\" Cornell University Library, Ithaca, NY , USA , 2013 . E. Saule, K. Kaya and U. V. Catalyurek, \"Performance Evaluation of Sparse Matrix Multiplication Kernels on Intel Xeon Phi,\" Cornell University Library, Ithaca, NY, USA, 2013."},{"key":"e_1_3_2_1_16_1","volume-title":"Improving performance and energy consumption with loop fusion optimization and parallelization,\" in 17th IEEE International Symposium on Computational Intelligence and Informatics","author":"Stirb I.","year":"2016","unstructured":"I. Stirb and H. Cioc\u00e2rlie , \" Improving performance and energy consumption with loop fusion optimization and parallelization,\" in 17th IEEE International Symposium on Computational Intelligence and Informatics , Budapest, Hungary , 2016 . I. Stirb and H. Cioc\u00e2rlie, \"Improving performance and energy consumption with loop fusion optimization and parallelization,\" in 17th IEEE International Symposium on Computational Intelligence and Informatics, Budapest, Hungary, 2016."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1583991.1584053"},{"key":"e_1_3_2_1_18_1","volume-title":"NTNU","author":"Bader M.","year":"2008","unstructured":"M. Bader and A. Heinecke , \" Cache Oblivious Dense and Sparse Matrix Multiplication Based on Peano Curves,\" in 9th International Workshop on State-of-the-Art in Scientific and Parallel Computing , NTNU , Trondheim, Norway , 2008 . M. Bader and A. Heinecke, \"Cache Oblivious Dense and Sparse Matrix Multiplication Based on Peano Curves,\" in 9th International Workshop on State-of-the-Art in Scientific and Parallel Computing, NTNU, Trondheim, Norway, 2008."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"D. Shires \"Effects of Loop Unrolling and Loop Fusion on Register Pressure and Code Performance \" in Army Research Laboratory 1997.  D. Shires \"Effects of Loop Unrolling and Loop Fusion on Register Pressure and Code Performance \" in Army Research Laboratory 1997.","DOI":"10.21236\/ADA326916"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"A. Hayashi \"Exploring Compiler Optimization Opportunities for the OpenMP 4.x Accelerator Model on a POWER8+GPU Platform \" in Third Workshop on Accelerator Programming Using Directives 2016.   A. Hayashi \"Exploring Compiler Optimization Opportunities for the OpenMP 4.x Accelerator Model on a POWER8+GPU Platform \" in Third Workshop on Accelerator Programming Using Directives 2016.","DOI":"10.1109\/WACCPD.2016.011"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"A. Hayashi \"Exploring Compiler Optimization Opportunities for the OpenMP 4.x Accelerator Model on a POWER8+GPU Platform \" in Third Workshop on Accelerator Programming Using Directives 2016.   A. Hayashi \"Exploring Compiler Optimization Opportunities for the OpenMP 4.x Accelerator Model on a POWER8+GPU Platform \" in Third Workshop on Accelerator Programming Using Directives 2016.","DOI":"10.1109\/WACCPD.2016.011"},{"key":"e_1_3_2_1_22_1","unstructured":"Intel \"Intel developer zone \" Intel March 2018. {Online}. Available: https:\/\/software.intel.com\/en-us\/mkl\/documentation. Intel \"Intel developer zone \" Intel March 2018. {Online}. Available: https:\/\/software.intel.com\/en-us\/mkl\/documentation."},{"key":"e_1_3_2_1_23_1","volume-title":"February","author":"Jones M.","year":"2018","unstructured":"M. Jones , G. Warren and A. Myers , \" Profile application performance in Visual Studio,\" Microsoft , February 2018 . {Online}. Available: https:\/\/docs.microsoft.com\/en-us\/visualstudio\/profiling\/beginners-guide-to-performance-profiling. M. Jones, G. Warren and A. Myers, \"Profile application performance in Visual Studio,\" Microsoft, February 2018. {Online}. Available: https:\/\/docs.microsoft.com\/en-us\/visualstudio\/profiling\/beginners-guide-to-performance-profiling."},{"key":"e_1_3_2_1_24_1","unstructured":"O. A. R. Board \"The OpenMP API specification \" OpenMp February 2018. {Online}. Available: http:\/\/www.openmp.org\/specifications\/ O. A. R. Board \"The OpenMP API specification \" OpenMp February 2018. {Online}. Available: http:\/\/www.openmp.org\/specifications\/"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2009.9"},{"key":"e_1_3_2_1_26_1","volume-title":"Electronics and Microelectronics (MIPRO)","author":"Velkoski G.","year":"2014","unstructured":"G. Velkoski , M. Gusev and S. Ristov , \" The performance impact analysis of loop unrolling,\" in 37th International Convention on Information and Communication Technology , Electronics and Microelectronics (MIPRO) , Opatija, Croatia , 2014 . G. Velkoski, M. Gusev and S. Ristov, \"The performance impact analysis of loop unrolling,\" in 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO), Opatija, Croatia, 2014."}],"event":{"name":"ICFNDS'18: International Conference on Future Networks and Distributed Systems","acronym":"ICFNDS'18","location":"Amman Jordan"},"container-title":["Proceedings of the 2nd International Conference on Future Networks and Distributed Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3231053.3231060","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3231053.3231060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:11Z","timestamp":1750210751000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3231053.3231060"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,26]]},"references-count":26,"alternative-id":["10.1145\/3231053.3231060","10.1145\/3231053"],"URL":"https:\/\/doi.org\/10.1145\/3231053.3231060","relation":{},"subject":[],"published":{"date-parts":[[2018,6,26]]},"assertion":[{"value":"2018-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}