{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:43Z","timestamp":1750221163923,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,17]],"date-time":"2018-07-17T00:00:00Z","timestamp":1531785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100010663","name":"H2020 European Research Council","doi-asserted-by":"publisher","award":["200021-146600"],"award-info":[{"award-number":["200021-146600"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001711","name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","doi-asserted-by":"publisher","award":["200021-169084"],"award-info":[{"award-number":["200021-169084"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,17]]},"DOI":"10.1145\/3232195.3232202","type":"proceedings-article","created":{"date-parts":[[2018,12,21]],"date-time":"2018-12-21T13:33:51Z","timestamp":1545399231000},"page":"157-162","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Size Optimization of MIGs with an Application to QCA and STMG Technologies"],"prefix":"10.1145","author":[{"given":"Heinz","family":"Riener","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"}]},{"given":"Eleonora","family":"Testa","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"}]},{"given":"Luca","family":"Amaru","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Sunnyvale, CA, USA"}]},{"given":"Mathias","family":"Soeken","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2018,7,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687545"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858408"},{"key":"e_1_3_2_1_7_1","volume-title":"Asia and South Pacific Design Automation Conference. 151--156","author":"Haaswijk Winston","year":"2017","unstructured":"Winston Haaswijk , Mathias Soeken , Luca Gaetano Amar\u00f9 , Pierre-Emmanuel Gaillardon , and Giovanni De Micheli . 2017 . A novel basis for logic optimization . In Asia and South Pacific Design Automation Conference. 151--156 . Winston Haaswijk, Mathias Soeken, Luca Gaetano Amar\u00f9, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2017. A novel basis for logic optimization. In Asia and South Pacific Design Automation Conference. 151--156."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3609062"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2028609"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"key":"e_1_3_2_1_11_1","volume-title":"Brayton","author":"Mishchenko Alan","year":"2006","unstructured":"Alan Mishchenko and Robert K . Brayton . 2006 . Scalable logic synthesis using a simple circuit structure. In Int'l Workshop on Logic and Synthesis . 15--22. Alan Mishchenko and Robert K. Brayton. 2006. Scalable logic synthesis using a simple circuit structure. In Int'l Workshop on Logic and Synthesis. 15--22."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Dmitri E. Nikonov George I. Bourianoff and Tahir Ghani. 2011. Nanomagnetic circuits with spin torque majority gates. In Int'l Conf. on Nanotechnology. 1384--1388.  Dmitri E. Nikonov George I. Bourianoff and Tahir Ghani. 2011. Nanomagnetic circuits with spin torque majority gates. In Int'l Conf. on Nanotechnology. 1384--1388.","DOI":"10.1109\/NANO.2011.6144490"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2156379"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Sayak Ray Alan Mishchenko Niklas E\u00e9n Robert K. Brayton Stephen Jang and Chao Chen. 2012. Mapping into LUT structures. In Design Automation and Test in Europe. 1579--1584.   Sayak Ray Alan Mishchenko Niklas E\u00e9n Robert K. Brayton Stephen Jang and Chao Chen. 2012. Mapping into LUT structures. In Design Automation and Test in Europe. 1579--1584.","DOI":"10.1109\/DATE.2012.6176724"},{"volume-title":"Switching Theory for Logic Synthesis","author":"Sasao Tsutomu","key":"e_1_3_2_1_15_1","unstructured":"Tsutomu Sasao . 1999. Switching Theory for Logic Synthesis . Springer . Tsutomu Sasao. 1999. Switching Theory for Logic Synthesis. Springer."},{"key":"e_1_3_2_1_16_1","volume-title":"Pierre-Emmanuel Gaillardon, and Giovanni De Micheli.","author":"Soeken Mathias","year":"2016","unstructured":"Mathias Soeken , Luca Gaetano Amar\u00f9 , Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2016 . Optimizing Majority-Inverter Graphs with functional hashing. In Design, Automation and Test in Europe . 1030--1035. Mathias Soeken, Luca Gaetano Amar\u00f9, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2016. Optimizing Majority-Inverter Graphs with functional hashing. In Design, Automation and Test in Europe. 1030--1035."},{"key":"e_1_3_2_1_17_1","volume-title":"Mapping Monotone Boolean Functions Into Majority. Submitted","author":"Testa Eleonora","year":"2017","unstructured":"Eleonora Testa , Mathias Soeken , Luca Amaru , Winston Haaswijk , and Giovanni De Micheli . 2017. Mapping Monotone Boolean Functions Into Majority. Submitted ( 2017 ). Eleonora Testa, Mathias Soeken, Luca Amaru, Winston Haaswijk, and Giovanni De Micheli. 2017. Mapping Monotone Boolean Functions Into Majority. Submitted (2017)."},{"key":"e_1_3_2_1_18_1","volume-title":"Praveen Raghavan, Rudy Lauwereins, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli.","author":"Testa Eleonora","year":"2016","unstructured":"Eleonora Testa , Mathias Soeken , Odysseas Zografos , Luca Gaetano Amar\u00f9 , Praveen Raghavan, Rudy Lauwereins, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2016 . Inversion optimization in Majority-Inverter Graphs. In Int'l Symp. on Nanoscale Architectures . 15--20. Eleonora Testa, Mathias Soeken, Odysseas Zografos, Luca Gaetano Amar\u00f9, Praveen Raghavan, Rudy Lauwereins, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2016. Inversion optimization in Majority-Inverter Graphs. In Int'l Symp. on Nanoscale Architectures. 15--20."},{"key":"e_1_3_2_1_19_1","volume-title":"Inverter Propagation and Fan-Out Constraints for Beyond-CMOS Majority-Based Technologies. In Annual Symp. on VLSI. 164--169","author":"Testa Eleonora","year":"2017","unstructured":"Eleonora Testa , Odysseas Zografos , Mathias Soeken , Adrien Vaysset , Mauricio Manfrini , Rudy Lauwereins , and Giovanni De Micheli . 2017 . Inverter Propagation and Fan-Out Constraints for Beyond-CMOS Majority-Based Technologies. In Annual Symp. on VLSI. 164--169 . Eleonora Testa, Odysseas Zografos, Mathias Soeken, Adrien Vaysset, Mauricio Manfrini, Rudy Lauwereins, and Giovanni De Micheli. 2017. Inverter Propagation and Fan-Out Constraints for Beyond-CMOS Majority-Based Technologies. In Annual Symp. on VLSI. 164--169."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2408330"}],"event":{"name":"NANOARCH '18: IEEE\/ACM International Symposium on Nanoscale Architectures","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Athens Greece","acronym":"NANOARCH '18"},"container-title":["Proceedings of the 14th IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232202","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3232195.3232202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:46Z","timestamp":1750208926000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232202"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,17]]},"references-count":20,"alternative-id":["10.1145\/3232195.3232202","10.1145\/3232195"],"URL":"https:\/\/doi.org\/10.1145\/3232195.3232202","relation":{},"subject":[],"published":{"date-parts":[[2018,7,17]]},"assertion":[{"value":"2018-07-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}