{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:43Z","timestamp":1750221163812,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,17]],"date-time":"2018-07-17T00:00:00Z","timestamp":1531785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,17]]},"DOI":"10.1145\/3232195.3232207","type":"proceedings-article","created":{"date-parts":[[2018,12,21]],"date-time":"2018-12-21T13:33:51Z","timestamp":1545399231000},"page":"98-100","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Minimal Disturbed Bits in Writing Resistive Crossbar Memories"],"prefix":"10.1145","author":[{"given":"Mohammed E","family":"Fouda","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, UC-Irvine, Irvine, CA, USA"}]},{"given":"Ahmed M.","family":"Eltawil","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, UC-Irvine, Irvine, CA, USA"}]},{"given":"Fadi","family":"Kurdahi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, UC-Irvine, Irvine, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,7,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2448592"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2714101"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/31\/6\/063002"},{"volume-title":"Reliability Physics Symposium","year":"2014","author":"H","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"}],"event":{"name":"NANOARCH '18: IEEE\/ACM International Symposium on Nanoscale Architectures","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Athens Greece","acronym":"NANOARCH '18"},"container-title":["Proceedings of the 14th IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232207","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3232195.3232207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:46Z","timestamp":1750208926000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232207"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,17]]},"references-count":6,"alternative-id":["10.1145\/3232195.3232207","10.1145\/3232195"],"URL":"https:\/\/doi.org\/10.1145\/3232195.3232207","relation":{},"subject":[],"published":{"date-parts":[[2018,7,17]]},"assertion":[{"value":"2018-07-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}