{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:31Z","timestamp":1750221211153,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,17]],"date-time":"2018-07-17T00:00:00Z","timestamp":1531785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"TUBITAK-Career","award":["113E760"],"award-info":[{"award-number":["113E760"]}]},{"name":"European Union?s H2020 - Research and Innovation Staff Exchange - Marie Sklodowska-Curie Action","award":["691178"],"award-info":[{"award-number":["691178"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,17]]},"DOI":"10.1145\/3232195.3232211","type":"proceedings-article","created":{"date-parts":[[2018,12,21]],"date-time":"2018-12-21T13:33:51Z","timestamp":1545399231000},"page":"91-97","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Integrated Synthesis Methodology for Crossbar Arrays"],"prefix":"10.1145","author":[{"given":"M. Ceylan","family":"Morgul","sequence":"first","affiliation":[{"name":"Istanbul Technical University, Istanbul, Turkey"}]},{"given":"Onur","family":"Tunali","sequence":"additional","affiliation":[{"name":"Istanbul Technical University, Istanbul, Turkey"}]},{"given":"Mustafa","family":"Altun","sequence":"additional","affiliation":[{"name":"Istanbul Technical University, Istanbul, Turkey"}]},{"given":"Luca","family":"Frontini","sequence":"additional","affiliation":[{"name":"Universit\u00e0 degli Studi di Milano Milan, Italy"}]},{"given":"Valentina","family":"Ciriani","sequence":"additional","affiliation":[{"name":"Universit\u00e0 degli Studi di Milano, Milan, Italy"}]},{"given":"E. Ioana","family":"Vatajelu","sequence":"additional","affiliation":[{"name":"TIMA laboratory Grenoble-Alpes University, Grenoble, France"}]},{"given":"Lorena","family":"Anghel","sequence":"additional","affiliation":[{"name":"TIMA laboratory Grenoble-Alpes University, Grenoble, France"}]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[{"name":"University of Massachusetts, Amherst, Massachusetts, USA"}]},{"given":"Mircea R.","family":"Stan","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, Virginia, USA"}]},{"given":"Dan","family":"Alexandrescu","sequence":"additional","affiliation":[{"name":"IROC Technologies, Grenoble, France"}]}],"member":"320","published-online":{"date-parts":[[2018,7,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.45"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.170"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5196021"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.75"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753577"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.54"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/4\/311"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.44"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2661632"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377684"},{"key":"e_1_3_2_1_11_1","volume-title":"Logic gates and computation from assembled nanowire building blocks. Science 294, 5545","author":"Huang Yu","year":"2001","unstructured":"Yu Huang , Xiangfeng Duan , Yi Cui , Lincoln J Lauhon , Kyoung-Ha Kim , and Charles M Lieber . 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 5545 ( 2001 ), 1313--1317. Yu Huang, Xiangfeng Duan, Yi Cui, Lincoln J Lauhon, Kyoung-Ha Kim, and Charles M Lieber. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 5545 (2001), 1313--1317."},{"key":"e_1_3_2_1_12_1","unstructured":"Muhammed Ceylan Morg\u00fcl and Mustafa Altun. 2014. Anahtarlamal\u0131 Nano Dizinler ile Lojik Devre Tasar\u0131m\u0131 ve Boyut Optimizasyonu Logic Circuit Design with Switching Nano Arrays and Area Optimization. In ELECO.  Muhammed Ceylan Morg\u00fcl and Mustafa Altun. 2014. Anahtarlamal\u0131 Nano Dizinler ile Lojik Devre Tasar\u0131m\u0131 ve Boyut Optimizasyonu Logic Circuit Design with Switching Nano Arrays and Area Optimization. In ELECO."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.51"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.100"},{"key":"e_1_3_2_1_15_1","volume-title":"A Fast Hill Climbing Algorithm for Defect and Variation Tolerant Logic Mapping of Nano-Crossbar Arrays","author":"Peker Furkan","year":"2018","unstructured":"Furkan Peker and Mustafa Altun . 2018. A Fast Hill Climbing Algorithm for Defect and Variation Tolerant Logic Mapping of Nano-Crossbar Arrays . IEEE Transactions on Multi-Scale Computing Systems ( 2018 ), 1--1. Furkan Peker and Mustafa Altun. 2018. A Fast Hill Climbing Algorithm for Defect and Variation Tolerant Logic Mapping of Nano-Crossbar Arrays. IEEE Transactions on Multi-Scale Computing Systems (2018), 1--1."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266553"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Anish Man Singh Shrestha Satoshi Tayu and Shuichi Ueno. 2009. Orthogonal Ray Graphs and Nano-PLA Design.. In ISCAS. 2930--2933.  Anish Man Singh Shrestha Satoshi Tayu and Shuichi Ueno. 2009. Orthogonal Ray Graphs and Nano-PLA Design.. In ISCAS. 2930--2933.","DOI":"10.1109\/ISCAS.2009.5118416"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3149-1"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3154-4"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/8\/003"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2602804"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3125641"},{"key":"e_1_3_2_1_23_1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE)","author":"Tunali Onur","year":"2018","unstructured":"Onur Tunali and Mustafa Altun . 2018 . Logic Synthesis and Defect Tolerance for Memristive Crossbar Arrays. In Design , Automation and Test in Europe Conference and Exhibition (DATE) , 2018. Onur Tunali and Mustafa Altun. 2018. Logic Synthesis and Defect Tolerance for Memristive Crossbar Arrays. In Design, Automation and Test in Europe Conference and Exhibition (DATE), 2018."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"e_1_3_2_1_25_1","volume-title":"SungWoo Nam, Yongjie Hu, Shamik Das, James F Klemic, James C Ellenbogen, and Charles M Lieber.","author":"Yan Hao","year":"2011","unstructured":"Hao Yan , Hwan Sung Choe , SungWoo Nam, Yongjie Hu, Shamik Das, James F Klemic, James C Ellenbogen, and Charles M Lieber. 2011 . Programmable nanowire circuits for nanoprocessors. Nature 470, 7333 (2011), 240--244. Hao Yan, Hwan Sung Choe, SungWoo Nam, Yongjie Hu, Shamik Das, James F Klemic, James C Ellenbogen, and Charles M Lieber. 2011. Programmable nanowire circuits for nanoprocessors. Nature 470, 7333 (2011), 240--244."},{"volume-title":"Logic synthesis and optimization benchmarks user guide: version 3.0","author":"Yang Saeyang","key":"e_1_3_2_1_26_1","unstructured":"Saeyang Yang . 1991. Logic synthesis and optimization benchmarks user guide: version 3.0 . Microelectronics Center of North Carolina (MCNC) . Saeyang Yang. 1991. Logic synthesis and optimization benchmarks user guide: version 3.0. Microelectronics Center of North Carolina (MCNC)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517137"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530898"}],"event":{"name":"NANOARCH '18: IEEE\/ACM International Symposium on Nanoscale Architectures","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Athens Greece","acronym":"NANOARCH '18"},"container-title":["Proceedings of the 14th IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232211","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3232195.3232211","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:42Z","timestamp":1750210782000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232211"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,17]]},"references-count":28,"alternative-id":["10.1145\/3232195.3232211","10.1145\/3232195"],"URL":"https:\/\/doi.org\/10.1145\/3232195.3232211","relation":{},"subject":[],"published":{"date-parts":[[2018,7,17]]},"assertion":[{"value":"2018-07-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}