{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:46:02Z","timestamp":1773193562446,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,17]],"date-time":"2018-07-17T00:00:00Z","timestamp":1531785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,17]]},"DOI":"10.1145\/3232195.3232217","type":"proceedings-article","created":{"date-parts":[[2018,12,21]],"date-time":"2018-12-21T13:33:51Z","timestamp":1545399231000},"page":"19-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["High-Endurance Bipolar ReRAM-Based Non-Volatile Flip-Flops with Run-Time Tunable Resistive States"],"prefix":"10.1145","author":[{"given":"Mehrdad","family":"Biglari","sequence":"first","affiliation":[{"name":"Friedrich-Alexander-University, Erlangen-N\u00fcrnberg (FAU), Chair of Computer Architecture, Erlangen, Germany"}]},{"given":"Tobias","family":"Lieske","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-University, Erlangen-N\u00fcrnberg (FAU), Chair of Computer Architecture, Erlangen, Germany"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-University, Erlangen-N\u00fcrnberg (FAU), Chair of Computer Architecture, Erlangen, Germany"}]}],"member":"320","published-online":{"date-parts":[[2018,7,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Retentive memory circuit for loss of power supply","author":"Bentley J. M.","year":"1965","unstructured":"J. M. Bentley . Retentive memory circuit for loss of power supply , 1965 . US Patent 3,211,919. J. M. Bentley. Retentive memory circuit for loss of power supply, 1965. US Patent 3,211,919."},{"issue":"5","key":"e_1_3_2_1_2_1","first-page":"288","article-title":"A nonvolatile memory circuit-a novel approach","volume":"4","author":"Michael M.","year":"1969","unstructured":"M. Michael and W. Lin . A nonvolatile memory circuit-a novel approach . JSSC , 4 ( 5 ): 288 -- 291 , 1969 . M. Michael and W. Lin. A nonvolatile memory circuit-a novel approach. JSSC, 4(5):288--291, 1969.","journal-title":"JSSC"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184545"},{"issue":"7","key":"e_1_3_2_1_4_1","first-page":"1491","article-title":"PaCC: A parallel compare and compress codec for area reduction in nonvolatile processors","volume":"22","author":"Wang Y.","year":"2014","unstructured":"Y. Wang , PaCC: A parallel compare and compress codec for area reduction in nonvolatile processors . TVLSI , 22 ( 7 ): 1491 -- 1505 , 2014 . Y. Wang, et al. PaCC: A parallel compare and compress codec for area reduction in nonvolatile processors. TVLSI, 22(7):1491--1505, 2014.","journal-title":"TVLSI"},{"key":"e_1_3_2_1_5_1","first-page":"56","volume-title":"IMW","author":"Ning S.","year":"2013","unstructured":"S. Ning , Write stress reduction in 50nm al x o y ReRAM improves endurance 1.4x and write time, energy by 17% . In IMW , pages 56 -- 59 . IEEE, 2013 . S. Ning, et al. Write stress reduction in 50nm al x o y ReRAM improves endurance 1.4x and write time, energy by 17%. In IMW, pages 56--59. IEEE, 2013."},{"key":"e_1_3_2_1_6_1","first-page":"T102","volume-title":"VLSIT","author":"Song Y.","year":"2013","unstructured":"Y. Song , Reliability significant improvement of resistive switching memory by dynamic self-adaptive write method . In VLSIT , pages T102 -- T103 . IEEE, 2013 . Y. Song, et al. Reliability significant improvement of resistive switching memory by dynamic self-adaptive write method. In VLSIT, pages T102--T103. IEEE, 2013."},{"key":"e_1_3_2_1_7_1","first-page":"28.2.1","volume-title":"IEDM","author":"Chen W.-H.","year":"2017","unstructured":"W.-H. Chen , A 16mb dual-mode ReRAM macro with sub-14ns computingin-memory and memory functions enabled by self-write termination scheme . In IEDM , pages 28.2.1 -- 28.2.4 . IEEE, 2017 . W.-H. Chen, et al. A 16mb dual-mode ReRAM macro with sub-14ns computingin-memory and memory functions enabled by self-write termination scheme. In IEDM, pages 28.2.1--28.2.4. IEEE, 2017."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","first-page":"02B","DOI":"10.1143\/JJAP.51.02BD07","article-title":"Endurance enhancement and high speed set\/reset of 50 nm generation HfO2 based resistive random access memory cell by intelligent set\/reset pulse shape optimization and verify scheme","volume":"51","author":"Higuchi K.","year":"2012","unstructured":"K. Higuchi , Endurance enhancement and high speed set\/reset of 50 nm generation HfO2 based resistive random access memory cell by intelligent set\/reset pulse shape optimization and verify scheme . JJAP , 51 (2S): 02B D07, 2012 . K. Higuchi, et al. Endurance enhancement and high speed set\/reset of 50 nm generation HfO2 based resistive random access memory cell by intelligent set\/reset pulse shape optimization and verify scheme. JJAP, 51(2S):02BD07, 2012.","journal-title":"JJAP"},{"key":"e_1_3_2_1_9_1","first-page":"5E","volume-title":"IRPS","author":"Barci M.","unstructured":"M. Barci , Impact of SET and RESET conditions on CBRAM high temperature data retention . In IRPS , pages 5E .3.1--5E.3.4. IEEE, 2014. M. Barci, et al. Impact of SET and RESET conditions on CBRAM high temperature data retention. In IRPS, pages 5E.3.1--5E.3.4. IEEE, 2014."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2750910"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124533"},{"issue":"6","key":"e_1_3_2_1_12_1","first-page":"1483","article-title":"Low store energy, low vddmin, 8t2r nonvolatile latch and SRAM with vertical-stacked resistive memory (memristor) devices for low power mobile applications","volume":"47","author":"Chiu P.-F.","year":"2012","unstructured":"P.-F. Chiu , Low store energy, low vddmin, 8t2r nonvolatile latch and SRAM with vertical-stacked resistive memory (memristor) devices for low power mobile applications . JSSC , 47 ( 6 ): 1483 -- 1496 , 2012 . P.-F. Chiu, et al. Low store energy, low vddmin, 8t2r nonvolatile latch and SRAM with vertical-stacked resistive memory (memristor) devices for low power mobile applications. JSSC, 47(6):1483--1496, 2012.","journal-title":"JSSC"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/21\/23\/235203"},{"issue":"11","key":"e_1_3_2_1_14_1","first-page":"3155","article-title":"Energy\/reliability trade-offs in low-voltage ReRAM-based non-volatile flip-flop design","volume":"61","author":"Kazi I.","year":"2014","unstructured":"I. Kazi , Energy\/reliability trade-offs in low-voltage ReRAM-based non-volatile flip-flop design . TCSI , 61 ( 11 ): 3155 -- 3164 , 2014 . I. Kazi, et al. Energy\/reliability trade-offs in low-voltage ReRAM-based non-volatile flip-flop design. TCSI, 61(11):3155--3164, 2014.","journal-title":"TCSI"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2175943"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6329045"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539175"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050759"},{"issue":"8","key":"e_1_3_2_1_19_1","first-page":"2194","article-title":"A ReRAM-based nonvolatile flip-flop with self-write-termination scheme for frequent-off fast-wake-up nonvolatile processors","volume":"52","author":"Lee A.","year":"2017","unstructured":"A. Lee , A ReRAM-based nonvolatile flip-flop with self-write-termination scheme for frequent-off fast-wake-up nonvolatile processors . JSSC , 52 ( 8 ): 2194 -- 2207 , 2017 . A. Lee, et al. A ReRAM-based nonvolatile flip-flop with self-write-termination scheme for frequent-off fast-wake-up nonvolatile processors. JSSC, 52(8):2194--2207, 2017.","journal-title":"JSSC"},{"key":"e_1_3_2_1_20_1","first-page":"16","volume-title":"IEDM","author":"Lo C.-P.","year":"2016","unstructured":"C.-P. Lo , A ReRAM-based single-NVM nonvolatile flip-flop with reduced stress-time and write-power against wide distribution in write-time by using self-write-termination scheme for nonvolatile processors in IoT era . In IEDM , pages 16 -- 13 . IEEE , 2016 . C.-P. Lo, et al. A ReRAM-based single-NVM nonvolatile flip-flop with reduced stress-time and write-power against wide distribution in write-time by using self-write-termination scheme for nonvolatile processors in IoT era. In IEDM, pages 16--3. IEEE, 2016."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132432"},{"key":"e_1_3_2_1_22_1","first-page":"1425","volume-title":"DATE","author":"Li H.","year":"2015","unstructured":"H. Li , Variation-aware, reliability-emphasized design and optimization of rram using spice model . In DATE , pages 1425 -- 1430 . IEEE, 2015 . H. Li, et al. Variation-aware, reliability-emphasized design and optimization of rram using spice model. In DATE, pages 1425--1430. IEEE, 2015."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2017.7981597"}],"event":{"name":"NANOARCH '18: IEEE\/ACM International Symposium on Nanoscale Architectures","location":"Athens Greece","acronym":"NANOARCH '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"]},"container-title":["Proceedings of the 14th IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232217","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3232195.3232217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:42Z","timestamp":1750210782000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232217"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,17]]},"references-count":23,"alternative-id":["10.1145\/3232195.3232217","10.1145\/3232195"],"URL":"https:\/\/doi.org\/10.1145\/3232195.3232217","relation":{},"subject":[],"published":{"date-parts":[[2018,7,17]]},"assertion":[{"value":"2018-07-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}