{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:33:30Z","timestamp":1750221210577,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,7,17]],"date-time":"2018-07-17T00:00:00Z","timestamp":1531785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,7,17]]},"DOI":"10.1145\/3232195.3232227","type":"proceedings-article","created":{"date-parts":[[2018,12,21]],"date-time":"2018-12-21T13:33:51Z","timestamp":1545399231000},"page":"114-120","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits"],"prefix":"10.1145","author":[{"given":"Naveen","family":"Macha","sequence":"first","affiliation":[{"name":"Department of Computer Science & Electrical Engineering, University of Missouri-Kansas City, Kansas City, MO, USA"}]},{"given":"Sandeep","family":"Geedipally","sequence":"additional","affiliation":[{"name":"Department of Computer Science & Electrical Engineering, University of Missouri-Kansas City, Kansas City, MO, USA"}]},{"given":"Bhavana","family":"Repalle","sequence":"additional","affiliation":[{"name":"Department of Computer Science & Electrical Engineering, University of Missouri-Kansas City, Kansas City, MO, USA"}]},{"given":"Md Arif","family":"Iqbal","sequence":"additional","affiliation":[{"name":"Department of Computer Science & Electrical Engineering, University of Missouri-Kansas City, Kansas City, MO, USA"}]},{"given":"Wafi","family":"Danesh","sequence":"additional","affiliation":[{"name":"Department of Computer Science & Electrical Engineering, University of Missouri-Kansas City, Kansas City, MO, USA"}]},{"given":"Mostafizur","family":"Rahman","sequence":"additional","affiliation":[{"name":"Department of Computer Science & Electrical Engineering, University of Missouri-Kansas City, Kansas City, MO, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,7,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"2017 IEEE International Conference","author":"New A","year":"2017","unstructured":"Naveen Kumar Macha, A New Concept for Computing Using Interconnect Crosstalks,\" Rebooting Computing (ICRC) , 2017 IEEE International Conference , Washington, DC, USA , December 2017 . Naveen Kumar Macha, et al., \"A New Concept for Computing Using Interconnect Crosstalks,\" Rebooting Computing (ICRC), 2017 IEEE International Conference, Washington, DC, USA, December 2017."},{"key":"e_1_3_2_1_2_1","first-page":"592","article-title":"Configurable NAND\/NOR element","volume":"5","year":"1997","unstructured":"McDermott, M.W., and Turner, J.E .: ' Configurable NAND\/NOR element '. United States Patent 5 , 592 ,107, January 1997 McDermott, M.W., and Turner, J.E.: 'Configurable NAND\/NOR element'. United States Patent 5,592,107, January 1997","journal-title":"United States Patent"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/645510.657068"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040503"},{"key":"e_1_3_2_1_5_1","unstructured":"R. Ruzicka \"New Polymorphic NAND \/ XOR Gate 2 Known Polymorphic Gates \" pp. 192--196 2007.   R. Ruzicka \"New Polymorphic NAND \/ XOR Gate 2 Known Polymorphic Gates \" pp. 192--196 2007."},{"issue":"2","key":"e_1_3_2_1_6_1","first-page":"125","article-title":"Polymorphic gates in design and test of digital circuits","volume":"4","author":"Sekanina L.","year":"2008","unstructured":"L. Sekanina , ,\" Polymorphic gates in design and test of digital circuits ,\" Int. J. Unconv. Comput. , vol. 4 , no. 2 , pp. 125 -- 142 , 2008 . L. Sekanina, et al.,\"Polymorphic gates in design and test of digital circuits,\" Int. J. Unconv. Comput., vol. 4, no. 2, pp. 125--142, 2008.","journal-title":"Int. J. Unconv. Comput."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2329919"},{"key":"e_1_3_2_1_8_1","first-page":"2111","volume-title":"Symp. Circuits Syst.","author":"Zhang J.","year":"2013","unstructured":"J. Zhang , P. E. Gaillardon , and G. De Micheli , \" Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs,\" Proc. - IEEE Int . Symp. Circuits Syst. , pp. 2111 -- 2114 , 2013 . J. Zhang, P. E. Gaillardon, and G. De Micheli, \"Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs,\" Proc. - IEEE Int. Symp. Circuits Syst., pp. 2111--2114, 2013."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.828118"},{"volume-title":"Rost-Bietsch","key":"e_1_3_2_1_10_1","unstructured":"Paasch, G., Lindner, Th. , Rost-Bietsch , C. : Operation and Properties of Ambipolar Organic Field-effect Transistors , In : Journal of Applied Physics , Vol. 98 , No. 8, 2005, US, pp. 084505-1 - 084505-13, ISSN 0021-8979. Paasch, G., Lindner, Th., Rost-Bietsch, C.: Operation and Properties of Ambipolar Organic Field-effect Transistors, In: Journal of Applied Physics, Vol. 98, No. 8, 2005, US, pp. 084505-1 - 084505-13, ISSN 0021-8979."},{"key":"e_1_3_2_1_11_1","first-page":"131","volume-title":"Polymorphic spintronic logic gates for hardware security primitives --- Device design and performance benchmarking,\" 2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","author":"Rakheja S.","year":"2017","unstructured":"S. Rakheja and N. Kani , \" Polymorphic spintronic logic gates for hardware security primitives --- Device design and performance benchmarking,\" 2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) , Newport, RI , 2017 , pp. 131 -- 132 . S. Rakheja and N. Kani, \"Polymorphic spintronic logic gates for hardware security primitives --- Device design and performance benchmarking,\" 2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), Newport, RI, 2017, pp. 131--132."}],"event":{"name":"NANOARCH '18: IEEE\/ACM International Symposium on Nanoscale Architectures","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Athens Greece","acronym":"NANOARCH '18"},"container-title":["Proceedings of the 14th IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232227","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3232195.3232227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:39:42Z","timestamp":1750210782000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3232195.3232227"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,17]]},"references-count":11,"alternative-id":["10.1145\/3232195.3232227","10.1145\/3232195"],"URL":"https:\/\/doi.org\/10.1145\/3232195.3232227","relation":{},"subject":[],"published":{"date-parts":[[2018,7,17]]},"assertion":[{"value":"2018-07-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}