{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:14Z","timestamp":1750221254453,"version":"3.41.0"},"reference-count":40,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T00:00:00Z","timestamp":1546992000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1420718, 1318981, 1513606, 1703013, 1547034, 1547035, 1540736, 1702980"],"award-info":[{"award-number":["1420718, 1318981, 1513606, 1703013, 1547034, 1547035, 1540736, 1702980"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2019,1,31]]},"abstract":"<jats:p>We study the ultimate limits of hardware solutions for the self-protection strategies against permanent faults in networks on chips (NoCs). NoCs reliability is improved by replacing each base router by an augmented router which includes extra protection circuitry. We compare the protection achieved by the self-test and self-protect (STAP) architectures to that of triple modular redundancy with voting (TMR). Two STAP architectures are considered. In the first one, a defective router self-disconnects from the network, while it self-heals in the second one. In practice, none of the considered architectures (STAP or TMR) can tolerate all the permanent faults, especially faults in the extra-circuitry for protection or voting, and consequently, there will always be some unidentified defective augmented routers which are going to transmit errors in an unpredictable manner. This study consists of tackling this fundamental problem. Specifically, we study and determine the average percentage of &lt;underline&gt;residual&lt;\/underline&gt; unidentified defective routers (UDRs) and their impact on the overall reliability of the NoC in light of self-protection strategies. Our study shows that TMR is the most efficient solution to limit the average percentage of UDRs when there are typically less than a 0.1 percent of defective base routers. However, TMR is also the most cost prohibitive and the least power efficient. Above 1% of defective base routers, the STAP approaches are more efficient although the protection efficiency decreases inexorably in the very defective technologies (e.g. when there is 10% or more of defective base routers). For instance, if the chip includes 10% of defective base routers, our study shows that there will remain on the average 1% of UDRs, which causes a major challenge for NoC reliability.<\/jats:p>","DOI":"10.1145\/3233986","type":"journal-article","created":{"date-parts":[[2019,1,7]],"date-time":"2019-01-07T13:42:28Z","timestamp":1546868548000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Limit of Hardware Solutions for Self-Protecting Fault-Tolerant NoCs"],"prefix":"10.1145","volume":"15","author":[{"given":"Ahmed","family":"Louri","sequence":"first","affiliation":[{"name":"George Washington University, Washington DC"}]},{"given":"Jacques","family":"Collet","sequence":"additional","affiliation":[{"name":"LAAS\/CNRS, Toulouse Cedex"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9472-4637","authenticated-orcid":false,"given":"Avinash","family":"Karanth","sequence":"additional","affiliation":[{"name":"Ohio University, Athens, OH"}]}],"member":"320","published-online":{"date-parts":[[2019,1,9]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"volume-title":"Proceedings of the International Conference on Dependable Systems and Networks (DSN\u201904)","author":"Srinivasan Jayanth","key":"e_1_2_1_4_1","unstructured":"Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , and Jude A. Rivers . 2004. The impact of technology scaling on lifetime reliability . In Proceedings of the International Conference on Dependable Systems and Networks (DSN\u201904) . 177--186. Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers. 2004. The impact of technology scaling on lifetime reliability. In Proceedings of the International Conference on Dependable Systems and Networks (DSN\u201904). 177--186."},{"volume-title":"Redundancy Techniques for Computing Systems","author":"Tryon J. G.","key":"e_1_2_1_5_1","unstructured":"J. G. Tryon . 1962. Quadded Logic , Redundancy Techniques for Computing Systems , R. H. Wilcox and W. C. Mann (Eds.). Spartan Books , Washington, DC , 205--228. J. G. Tryon. 1962. Quadded Logic, Redundancy Techniques for Computing Systems, R. H. Wilcox and W. C. Mann (Eds.). Spartan Books, Washington, DC, 205--228."},{"key":"e_1_2_1_6_1","first-page":"22","article-title":"Quadded NOR logic","volume":"3","author":"Jensen P. A.","year":"1963","unstructured":"P. A. Jensen . 1963 . Quadded NOR logic . IEEE Transactions 3 , 12 (1963), 22 -- 31 . P. A. Jensen. 1963. Quadded NOR logic. IEEE Transactions 3, 12 (1963), 22--31.","journal-title":"IEEE Transactions"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0133"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the International Test Conference (ITC\u201903)","author":"Li Jin-Fu","year":"2003","unstructured":"Jin-Fu Li , Jen-Chieh Yeh , Rei-Fu Huang , and Cheng-Wen Wu . 2003 . A built-in self-repair scheme for semiconductor memories with 2-D redundancy . In Proceedings of the International Test Conference (ITC\u201903) . 393--402. Jin-Fu Li, Jen-Chieh Yeh, Rei-Fu Huang, and Cheng-Wen Wu. 2003. A built-in self-repair scheme for semiconductor memories with 2-D redundancy. In Proceedings of the International Test Conference (ITC\u201903). 393--402."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/987684.987976"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302493.1302752"},{"volume-title":"Proceedings of the 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet\u201912)","author":"Cao H.","key":"e_1_2_1_11_1","unstructured":"H. Cao , M. Liu , H. Chen , X. Zheng , C. Wang , and Z. Wang . 2012. Efficient built-in self-repair strategy for embedded SRAM with selectable redundancy . In Proceedings of the 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet\u201912) . 2565--2568. H. Cao, M. Liu, H. Chen, X. Zheng, C. Wang, and Z. Wang. 2012. Efficient built-in self-repair strategy for embedded SRAM with selectable redundancy. In Proceedings of the 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet\u201912). 2565--2568."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"volume-title":"Proceedings of the 12th International Symposium on High Performance Computer Architecture. 5--16","author":"Constantinides K.","key":"e_1_2_1_13_1","unstructured":"K. Constantinides , S. Plaza , J. Blome , B. Zhang , V. Bertacco , S. Mahlke , T. Austin , and M. Orshansky . 2006. Bullet-proof: A defect-tolerant CMP switch architecture . In Proceedings of the 12th International Symposium on High Performance Computer Architecture. 5--16 . K. Constantinides, S. Plaza, J. Blome, B. Zhang, V. Bertacco, S. Mahlke, T. Austin, and M. Orshansky. 2006. Bullet-proof: A defect-tolerant CMP switch architecture. In Proceedings of the 12th International Symposium on High Performance Computer Architecture. 5--16."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"e_1_2_1_15_1","first-page":"213","article-title":"Fault-router with built-in self-test\/self-diagnosis and Fault-isolation circuits for 2D-mesh based chip multiprocessor systems","volume":"16","author":"Lin Shu-Yen","year":"2009","unstructured":"Shu-Yen Lin , Wen-Chung Sen , Chan-Cheng Hsu , and An-Yen (Ady) Wu . 2009 . Fault-router with built-in self-test\/self-diagnosis and Fault-isolation circuits for 2D-mesh based chip multiprocessor systems . International Journal of Electrical Engineering 16 (2009), 213 -- 222 . Shu-Yen Lin, Wen-Chung Sen, Chan-Cheng Hsu, and An-Yen (Ady) Wu. 2009. Fault-router with built-in self-test\/self-diagnosis and Fault-isolation circuits for 2D-mesh based chip multiprocessor systems. International Journal of Electrical Engineering 16 (2009), 213--222.","journal-title":"International Journal of Electrical Engineering"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2076501.2076504"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.341844"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2521641"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2401013"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2360686"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195675"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835942"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.39"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.32"},{"key":"e_1_2_1_25_1","doi-asserted-by":"crossref","unstructured":"T. Lehtonen P. Liljeberg and J. Plosila. 2007. Online reconfigurable self-timed links for Fault-tolerant NoC. VLSI Design (2007) 1--13.  T. Lehtonen P. Liljeberg and J. Plosila. 2007. Online reconfigurable self-timed links for Fault-tolerant NoC. VLSI Design (2007) 1--13.","DOI":"10.1155\/2007\/94676"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013711"},{"volume-title":"55th International Midwest Symposium on Circuits & Systems (MWSCAS\u201912)","author":"Tomaso Di","key":"e_1_2_1_27_1","unstructured":"Di Tomaso , T. Boraten , A. Kodi , and A. Louri . 2012. Evaluation of fault tolerant channel buffers for improving reliability in NoCs . In 55th International Midwest Symposium on Circuits & Systems (MWSCAS\u201912) . Boise, Idaho. Di Tomaso, T. Boraten, A. Kodi, and A. Louri. 2012. Evaluation of fault tolerant channel buffers for improving reliability in NoCs. In 55th International Midwest Symposium on Circuits & Systems (MWSCAS\u201912). Boise, Idaho."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219229"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"e_1_2_1_30_1","unstructured":"P. Koopman K. Driscoll and B. Hall. 2015. Selection of cyclic redundancy code and checksum algorithms to ensure critical data integrity. Final Report DOT\/FAA\/TC-14\/49 contract (2015).  P. Koopman K. Driscoll and B. Hall. 2015. Selection of cyclic redundancy code and checksum algorithms to ensure critical data integrity. Final Report DOT\/FAA\/TC-14\/49 contract (2015)."},{"volume-title":"National Technology Roadmap for Semiconductors","key":"e_1_2_1_31_1","unstructured":"1994. National Technology Roadmap for Semiconductors . Semiconductor Industry Association . Available at http:\/\/www.rennes.supelec.fr\/ren\/perso\/gtourneu\/enseignement\/roadmap94.pdf. 1994. National Technology Roadmap for Semiconductors. Semiconductor Industry Association. Available at http:\/\/www.rennes.supelec.fr\/ren\/perso\/gtourneu\/enseignement\/roadmap94.pdf."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882213"},{"volume-title":"Proceedings of the Conference on Signals, Systems and Computers (Asilomar). 1823--1829","author":"Kennedy C.","key":"e_1_2_1_34_1","unstructured":"C. Kennedy and A. Reyhani-Masoley . 2008. High speed parallel CRC circuits . In Proceedings of the Conference on Signals, Systems and Computers (Asilomar). 1823--1829 . C. Kennedy and A. Reyhani-Masoley. 2008. High speed parallel CRC circuits. In Proceedings of the Conference on Signals, Systems and Computers (Asilomar). 1823--1829."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.9790\/4200-0256672"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of IOLTS","author":"Cazeaux J. M.","year":"2004","unstructured":"J. M. Cazeaux , D. Rossi , and C. Metra . 2004. New high self-checking voters . Proceedings of IOLTS ( 2004 ), 58--63. J. M. Cazeaux, D. Rossi, and C. Metra. 2004. New high self-checking voters. Proceedings of IOLTS (2004), 58--63."},{"volume-title":"Proceedings of the IEEE Symposium on Defects and Fault Tolerance in VLSI Roma. 197--205","author":"Zaj\u0105c P.","key":"e_1_2_1_37_1","unstructured":"P. Zaj\u0105c and J. H. Collet . 2007. Production yield and self-configuration in the future massively defective nanochips . In Proceedings of the IEEE Symposium on Defects and Fault Tolerance in VLSI Roma. 197--205 . P. Zaj\u0105c and J. H. Collet. 2007. Production yield and self-configuration in the future massively defective nanochips. In Proceedings of the IEEE Symposium on Defects and Fault Tolerance in VLSI Roma. 197--205."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.58"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2063415"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD\u201916)","author":"Raparti V. Y.","key":"e_1_2_1_40_1","unstructured":"V. Y. Raparti and S. Pasricha . 2016. CHARM: A checkpoint-based resource management framework for reliable multicore computing in the dark silicon era . In Proceedings of the IEEE International Conference on Computer Design (ICCD\u201916) . V. Y. Raparti and S. Pasricha. 2016. CHARM: A checkpoint-based resource management framework for reliable multicore computing in the dark silicon era. In Proceedings of the IEEE International Conference on Computer Design (ICCD\u201916)."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3233986","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3233986","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3233986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:08:01Z","timestamp":1750212481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3233986"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,9]]},"references-count":40,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,1,31]]}},"alternative-id":["10.1145\/3233986"],"URL":"https:\/\/doi.org\/10.1145\/3233986","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2019,1,9]]},"assertion":[{"value":"2017-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-01-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}