{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,11]],"date-time":"2026-01-11T05:16:14Z","timestamp":1768108574025,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240303","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"327-340","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Architecting a hardware-managed hybrid DIMM optimized for cost\/performance"],"prefix":"10.1145","author":[{"given":"Fred","family":"Ware","sequence":"first","affiliation":[{"name":"Rambus Inc."}]},{"given":"Javier","family":"Bueno","sequence":"additional","affiliation":[{"name":"Metempsy, Barcelona, Spain"}]},{"given":"Liji","family":"Gopalakrishnan","sequence":"additional","affiliation":[{"name":"Rambus Inc."}]},{"given":"Brent","family":"Haukness","sequence":"additional","affiliation":[{"name":"Rambus Inc."}]},{"given":"Chris","family":"Haywood","sequence":"additional","affiliation":[{"name":"Rambus Inc."}]},{"given":"Toni","family":"Juan","sequence":"additional","affiliation":[{"name":"Metempsy, Barcelona, Spain"}]},{"given":"Eric","family":"Linstadt","sequence":"additional","affiliation":[{"name":"Rambus Inc."}]},{"given":"Sally A.","family":"McKee","sequence":"additional","affiliation":[{"name":"Clemson University"}]},{"given":"Steven C.","family":"Woo","sequence":"additional","affiliation":[{"name":"Rambus Inc."}]},{"given":"Kenneth L.","family":"Wright","sequence":"additional","affiliation":[{"name":"Rambus Inc."}]},{"given":"Craig","family":"Hampel","sequence":"additional","affiliation":[{"name":"Rambus Inc."}]},{"given":"Gary","family":"Bronner","sequence":"additional","affiliation":[{"name":"Rambus Inc."}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International Electron Devices Meeting","author":"Lee S.-H.","year":"2016"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2604297"},{"key":"e_1_3_2_1_3_1","volume-title":"Proc. IEEE International Solid State Circuits Conference","author":"Kim C.","year":"2017"},{"key":"e_1_3_2_1_4_1","unstructured":"B. Tallis \"Samsung at Flash Memory Summit: 96-Layer V-NAND MLC Z-NAND New Interfaces \" AnandTech 9 August 2017.  B. Tallis \"Samsung at Flash Memory Summit: 96-Layer V-NAND MLC Z-NAND New Interfaces \" AnandTech 9 August 2017."},{"key":"e_1_3_2_1_5_1","unstructured":"J. Choe \"SK hynix' 21 nm DRAM Cell Technology: Comparison of 1st and 2nd generation \" Tech Insights 5 June 2017. {Online}. Available: http:\/\/techinsights.com\/about-techinsights\/overview\/blog\/sk-hynix-21-nm-dram-cell-technology-comparison-of-1st-and-2nd-generation\/. {Accessed 12 November 2017}.  J. Choe \"SK hynix' 21 nm DRAM Cell Technology: Comparison of 1st and 2nd generation \" Tech Insights 5 June 2017. {Online}. Available: http:\/\/techinsights.com\/about-techinsights\/overview\/blog\/sk-hynix-21-nm-dram-cell-technology-comparison-of-1st-and-2nd-generation\/. {Accessed 12 November 2017}."},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE International Solid-State Circuits Conference","author":"Gheong Wooseong","year":"2018"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989106"},{"key":"e_1_3_2_1_8_1","unstructured":"J. Chang and A. Sainio \"NVDIMM-N Cookbook: A Soup-to-Nuts Primer on Using NVDIMM-Ns to Improve Your Storage \" Storage Networking Industry Association 2015.  J. Chang and A. Sainio \"NVDIMM-N Cookbook: A Soup-to-Nuts Primer on Using NVDIMM-Ns to Improve Your Storage \" Storage Networking Industry Association 2015."},{"key":"e_1_3_2_1_9_1","unstructured":"JEDEC \"DDR4 Registering Clock Driver (DDR4RCD01) \" 2016.  JEDEC \"DDR4 Registering Clock Driver (DDR4RCD01) \" 2016."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_13_1","unstructured":"ONFI Working Group \"Open NAND Flash Interface Specification Revision 3.0 \" www.onfi.org\/~\/media\/onfi\/specs\/onfi_3_0_gold.pdf?la=en 2011.  ONFI Working Group \"Open NAND Flash Interface Specification Revision 3.0 \" www.onfi.org\/~\/media\/onfi\/specs\/onfi_3_0_gold.pdf?la=en 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"issue":"124","key":"e_1_3_2_1_17_1","first-page":"5","author":"Fitzpatrick B.","year":"2004","journal-title":"Linux Journal"},{"issue":"173","key":"e_1_3_2_1_18_1","first-page":"2","author":"Reese W.","year":"2008","journal-title":"Linux Journal"},{"key":"e_1_3_2_1_19_1","unstructured":"L. Page S. Brin R. Motwani and T. Winograd \"The PageRank Citation Ranking: Bringing Order to the Web \" 1999.  L. Page S. Brin R. Motwani and T. Winograd \"The PageRank Citation Ranking: Bringing Order to the Web \" 1999."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2484425.2484427"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934664"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2946645.2946679"},{"key":"e_1_3_2_1_23_1","volume-title":"Packt Publishing Ltd","author":"Smiley D.","year":"2015"},{"key":"e_1_3_2_1_24_1","volume-title":"NVDIMM: Persistent Memory Performance","author":"Technology Micron","year":"2016"},{"key":"e_1_3_2_1_25_1","unstructured":"Diablo Technologies \"Memory1 Solution Whitepaper \" May 2016. {Online}. Available: https:\/\/www.diablo-technologies.com\/wp-content\/uploads\/2016\/05\/Memory1-Whitepaper.pdf. {Accessed 17 October 2017}.  Diablo Technologies \"Memory1 Solution Whitepaper \" May 2016. {Online}. Available: https:\/\/www.diablo-technologies.com\/wp-content\/uploads\/2016\/05\/Memory1-Whitepaper.pdf. {Accessed 17 October 2017}."},{"key":"e_1_3_2_1_26_1","unstructured":"M. L. Takefman M. Amer and R. Badalone \"System and method of interfacing co-processors and input\/output devices via a main memory system\". USA Patent US8713379 29 April 2014.  M. L. Takefman M. Amer and R. Badalone \"System and method of interfacing co-processors and input\/output devices via a main memory system\". USA Patent US8713379 29 April 2014."},{"key":"e_1_3_2_1_27_1","unstructured":"J. Scaramuzzo \"Reaching the Final Latency Frontier \" in Keynote at Flash Memory Summit 2013.  J. Scaramuzzo \"Reaching the Final Latency Frontier \" in Keynote at Flash Memory Summit 2013."},{"key":"e_1_3_2_1_28_1","first-page":"7","volume":"25","author":"Memory Speeds Storage","year":"2018","journal-title":"Accessed"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195506"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508270"},{"key":"e_1_3_2_1_32_1","unstructured":"K. Sudan A. Badam and D. Nellans \"NAND-Flash: Fast Storage or Slow Memory? \" in Non-Volatile Memory Workshop 2012.  K. Sudan A. Badam and D. Nellans \"NAND-Flash: Fast Storage or Slow Memory? \" in Non-Volatile Memory Workshop 2012."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132421"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132411"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465005"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","location":"Alexandria Virginia USA","acronym":"MEMSYS '18"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240303","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:01Z","timestamp":1750208881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240303"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":41,"alternative-id":["10.1145\/3240302.3240303","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240303","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}