{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:17Z","timestamp":1750221137030,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240304","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"117-128","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Cocoa"],"prefix":"10.1145","author":[{"given":"Chao","family":"Yan","sequence":"first","affiliation":[{"name":"Northwestern University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russ","family":"Joseph","sequence":"additional","affiliation":[{"name":"Northwestern University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"volume-title":"Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on. 212--223","author":"Alameldeen A. R.","key":"e_1_3_2_1_4_1","unstructured":"A. R. Alameldeen and D. A. Wood . 2004. Adaptive cache compression for high-performance processors . In Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on. 212--223 . A. R. Alameldeen and D. A. Wood. 2004. Adaptive cache compression for high-performance processors. In Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on. 212--223."},{"volume-title":"High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on. 539--550","author":"Ansari A.","key":"e_1_3_2_1_5_1","unstructured":"A. Ansari , Shuguang Feng , S. Gupta , and S. Mahlke . 2011. Archipelago: A polymorphic cache design for enabling robust near-threshold operation . In High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on. 539--550 . A. Ansari, Shuguang Feng, S. Gupta, and S. Mahlke. 2011. Archipelago: A polymorphic cache design for enabling robust near-threshold operation. In High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on. 539--550."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","volume-title":"SPEC Benchmark Workshop","author":"Bird Sarah","year":"2007","unstructured":"Sarah Bird , Aashish Phansalkar , Lizy K. John , Alex Mericas , and Rajeev Indukuru . 2007 . Performance Characterization of SPEC CPU Benchmarks on Intel's Core Microarchitecture based processor . SPEC Benchmark Workshop (2007). Sarah Bird, Aashish Phansalkar, Lizy K. John, Alex Mericas, and Rajeev Indukuru. 2007. Performance Characterization of SPEC CPU Benchmarks on Intel's Core Microarchitecture based processor. SPEC Benchmark Workshop (2007)."},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"On A Class of Error Correcting Binary Group Codes","volume":"3","author":"Bose R. C.","year":"1960","unstructured":"R. C. Bose and Dwijendra K. Ray-Chaudhuri . 1960 . On A Class of Error Correcting Binary Group Codes . Information and Control 3 , 1 (March 1960), 68--79. R. C. Bose and Dwijendra K. Ray-Chaudhuri. 1960. On A Class of Error Correcting Binary Group Codes. Information and Control 3, 1 (March 1960), 68--79.","journal-title":"Information and Control"},{"volume-title":"Dependable Systems and Networks, 2004 International Conference on. 51--60","author":"Bower F.A.","key":"e_1_3_2_1_10_1","unstructured":"F.A. Bower , P.G. Shealy , S. Ozev , and D.J. Sorin . 2004. Tolerating hard faults in microprocessor array structures . In Dependable Systems and Networks, 2004 International Conference on. 51--60 . F.A. Bower, P.G. Shealy, S. Ozev, and D.J. Sorin. 2004. Tolerating hard faults in microprocessor array structures. In Dependable Systems and Networks, 2004 International Conference on. 51--60."},{"key":"e_1_3_2_1_11_1","volume-title":"DRAMPower: Open-source DRAM power & energy estimation tool. URL: http:\/\/www.drampower.info","author":"Chandrasekar Karthik","year":"2012","unstructured":"Karthik Chandrasekar , Christian Weis , Yonghui Li , Benny Akesson , Norbert Wehn , and Kees Goossens . 2012. DRAMPower: Open-source DRAM power & energy estimation tool. URL: http:\/\/www.drampower.info ( 2012 ). Karthik Chandrasekar, Christian Weis, Yonghui Li, Benny Akesson, Norbert Wehn, and Kees Goossens. 2012. DRAMPower: Open-source DRAM power & energy estimation tool. URL: http:\/\/www.drampower.info (2012)."},{"key":"e_1_3_2_1_12_1","first-page":"4","article-title":"An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches. Solid-State Circuits","volume":"43","author":"Chang L.","year":"2008","unstructured":"L. Chang , R.K. Montoye , Y. Nakamura , K.A. Batson , R.J. Eickemeyer , R.H. Dennard , W. Haensch , and D. Jamsek . 2008 . An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches. Solid-State Circuits , IEEE Journal of 43 , 4 (April 2008), 956--963. L. Chang, R.K. Montoye, Y. Nakamura, K.A. Batson, R.J. Eickemeyer, R.H. Dennard, W. Haensch, and D. Jamsek. 2008. An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches. Solid-State Circuits, IEEE Journal of 43, 4 (April 2008), 956--963.","journal-title":"IEEE Journal of"},{"volume-title":"2013 IEEE 31st International Conference on Computer Design (ICCD). 278--285","author":"Chen L.","key":"e_1_3_2_1_13_1","unstructured":"L. Chen , Y. Cao , and Z. Zhang . 2013. Free ECC: An efficient error protection for compressed last-level caches . In 2013 IEEE 31st International Conference on Computer Design (ICCD). 278--285 . L. Chen, Y. Cao, and Z. Zhang. 2013. Free ECC: An efficient error protection for compressed last-level caches. In 2013 IEEE 31st International Conference on Computer Design (ICCD). 278--285."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"e_1_3_2_1_15_1","volume-title":"see http:\/\/www.synopsys.com","author":"Compiler Design","year":"2000","unstructured":"Design Compiler , RTL User , and Modeling Guide. 2000. Synopsys. Inc. , see http:\/\/www.synopsys.com ( 2000 ). Design Compiler, RTL User, and Modeling Guide. 2000. Synopsys. Inc., see http:\/\/www.synopsys.com (2000)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 463--475","author":"Duwe H.","key":"e_1_3_2_1_17_1","unstructured":"H. Duwe , X. Jian , and R. Kumar . 2015. Correction prediction: Reducing error correction latency for on-chip memories . In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 463--475 . H. Duwe, X. Jian, and R. Kumar. 2015. Correction prediction: Reducing error correction latency for on-chip memories. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 463--475."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479585"},{"volume-title":"2011 IEEE 17th International Symposium on High Performance Computer Architecture. 38--49","author":"Ghasemi H. R.","key":"e_1_3_2_1_19_1","unstructured":"H. R. Ghasemi , S. C. Draper , and N. S. Kim . 2011. Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors . In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 38--49 . H. R. Ghasemi, S. C. Draper, and N. S. Kim. 2011. Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors. In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 38--49."},{"key":"e_1_3_2_1_20_1","first-page":"1","article-title":"Simpoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"Hamerly Greg","year":"2005","unstructured":"Greg Hamerly , Erez Perelman , Jeremy Lau , and Brad Calder . 2005 . Simpoint 3.0: Faster and more flexible program phase analysis . Journal of Instruction Level Parallelism 7 , 4 (2005), 1 -- 28 . Greg Hamerly, Erez Perelman, Jeremy Lau, and Brad Calder. 2005. Simpoint 3.0: Faster and more flexible program phase analysis. Journal of Instruction Level Parallelism 7, 4 (2005), 1--28.","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0390"},{"volume-title":"Advances in Technology and Engineering (ICATE), 2013 International Conference on. 1--6.","author":"Jain S.","key":"e_1_3_2_1_22_1","unstructured":"S. Jain , K. Santhosh , M. Pattanaik , and B. Raj . 2013. A 10-T SRAM cell with inbuilt charge sharing for dynamic power reduction . In Advances in Technology and Engineering (ICATE), 2013 International Conference on. 1--6. S. Jain, K. Santhosh, M. Pattanaik, and B. Raj. 2013. A 10-T SRAM cell with inbuilt charge sharing for dynamic power reduction. In Advances in Technology and Engineering (ICATE), 2013 International Conference on. 1--6."},{"volume-title":"Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding. In Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE\/ACM International Symposium on. 197--209","author":"Kim Jangwoo","key":"e_1_3_2_1_23_1","unstructured":"Jangwoo Kim , N. Hardavellas , Ken Mai , B. Falsafi , and J.C. Hoe . 2007 . Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding. In Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE\/ACM International Symposium on. 197--209 . Jangwoo Kim, N. Hardavellas, Ken Mai, B. Falsafi, and J.C. Hoe. 2007. Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding. In Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE\/ACM International Symposium on. 197--209."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807659"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2013.19"},{"key":"e_1_3_2_1_26_1","volume-title":"SoC Design Conference, 2008. ISOCC '08. International","volume":"01","author":"Kim Young Bok","year":"2008","unstructured":"Young Bok Kim , Yong-Bin Kim , Fabrizio Lombardi , and Young Jun Lee . 2008 . A low power 8T SRAM cell design technique for CNFET . In SoC Design Conference, 2008. ISOCC '08. International , Vol. 01 . I-176-I-179. Young Bok Kim, Yong-Bin Kim, Fabrizio Lombardi, and Young Jun Lee. 2008. A low power 8T SRAM cell design technique for CNFET. In SoC Design Conference, 2008. ISOCC '08. International, Vol. 01. I-176-I-179."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283818"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.81"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038714"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522347"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956570"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.543708"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.52"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"volume-title":"2011 IEEE International Solid-State Circuits Conference. 84--86","author":"Riedlinger R. J.","key":"e_1_3_2_1_38_1","unstructured":"R. J. Riedlinger , R. Bhatia , L. Biro , B. Bowhill , E. Fetzer , P. Gronowski , and T. Grutkowski . 2011. A 32nm 3.1 billion transistor 12-wide-issue Itanium; processor for mission-critical servers . In 2011 IEEE International Solid-State Circuits Conference. 84--86 . R. J. Riedlinger, R. Bhatia, L. Biro, B. Bowhill, E. Fetzer, P. Gronowski, and T. Grutkowski. 2011. A 32nm 3.1 billion transistor 12-wide-issue Itanium; processor for mission-critical servers. In 2011 IEEE International Solid-State Circuits Conference. 84--86."},{"volume-title":"2016 46th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks Workshop (DSN-W). 268--274","author":"Sala F.","key":"e_1_3_2_1_39_1","unstructured":"F. Sala , H. Duwe , L. Dolecek , and R. Kumar . 2016. A Unified Framework for Error Correction in On-chip Memories . In 2016 46th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks Workshop (DSN-W). 268--274 . F. Sala, H. Duwe, L. Dolecek, and R. Kumar. 2016. A Unified Framework for Error Correction in On-chip Memories. In 2016 46th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks Workshop (DSN-W). 268--274."},{"key":"e_1_3_2_1_40_1","first-page":"5","article-title":"Multiple word\/bit line redundancy for semiconductor memories. Solid-State Circuits","volume":"13","author":"Schuster S.E.","year":"1978","unstructured":"S.E. Schuster . 1978 . Multiple word\/bit line redundancy for semiconductor memories. Solid-State Circuits , IEEE Journal of 13 , 5 (Oct 1978), 698--703. S.E. Schuster. 1978. Multiple word\/bit line redundancy for semiconductor memories. Solid-State Circuits, IEEE Journal of 13, 5 (Oct 1978), 698--703.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241625"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"volume-title":"2016 46th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN). 192--202","author":"Yan C.","key":"e_1_3_2_1_44_1","unstructured":"C. Yan and R. Joseph . 2016. Enabling Deep Voltage Scaling in Delay Sensitive L1 Caches . In 2016 46th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN). 192--202 . C. Yan and R. Joseph. 2016. Enabling Deep Voltage Scaling in Delay Sensitive L1 Caches. In 2016 46th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN). 192--202."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360154"}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","acronym":"MEMSYS '18","location":"Alexandria Virginia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240304","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:01Z","timestamp":1750208881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240304"}},"subtitle":["synergistic cache <u>co<\/u>mpression and error <u>co<\/u>rrection in <u>ca<\/u>pacity sensitive last level caches"],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":44,"alternative-id":["10.1145\/3240302.3240304","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240304","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}