{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T06:02:26Z","timestamp":1783576946911,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240305","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"190-205","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Hardware transactional persistent memory"],"prefix":"10.1145","author":[{"given":"Ellis","family":"Giles","sequence":"first","affiliation":[{"name":"Rice University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kshitij","family":"Doshi","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Varman","sequence":"additional","affiliation":[{"name":"Rice University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2094114.2094126"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.14778\/2536222.2536233"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2015.7363983"},{"key":"e_1_3_2_1_4_1","unstructured":"G. Team \"Gridgain: In-memory computing platform \" 2007.  G. Team \"Gridgain: In-memory computing platform \" 2007."},{"issue":"34","key":"e_1_3_2_1_5_1","first-page":"1","article-title":"MLlib: Machine learning in apache spark","volume":"17","author":"Meng X.","year":"2016","journal-title":"Journal of Machine Learning Research"},{"key":"e_1_3_2_1_6_1","unstructured":"I. Corporation. (2015 July) Intel and Micron Produce Breakthrough Memory Technology. {Online}. Available: https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/  I. Corporation. (2015 July) Intel and Micron Produce Breakthrough Memory Technology. {Online}. Available: https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165164"},{"key":"e_1_3_2_1_8_1","first-page":"294","volume-title":"IEEE Computer Society","author":"Rajwar R.","year":"2001"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_10_1","first-page":"1","volume-title":"2015 31st Symposium on","author":"Giles E.","year":"2015"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"A. Joshi V. Nagarajan S. Viglas and M. Cintra \"ATOM: Atomic durability in non-volatile memory through hardware logging \" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) 2017.  A. Joshi V. Nagarajan S. Viglas and M. Cintra \"ATOM: Atomic durability in non-volatile memory through hardware logging \" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) 2017.","DOI":"10.1109\/HPCA.2017.50"},{"key":"e_1_3_2_1_16_1","volume-title":"DATE '17","author":"Li S."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482806"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2443105"},{"key":"e_1_3_2_1_19_1","volume-title":"IEEE","author":"Doshi K.","year":"2016"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2329832"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48653-5_41"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.14778\/3025111.3025122"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3087556.3087589"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555297"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.28"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3092255.3092270"},{"key":"e_1_3_2_1_27_1","first-page":"8","article-title":"Intel Transactional Synchronization Extensions","author":"Intel Corporation","year":"2012","journal-title":"Intel Architecture Instruction Set Extensions Programming Reference"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/11602569_48"},{"key":"e_1_3_2_1_29_1","first-page":"35","volume-title":"IISWC 2008. IEEE International Symposium on. IEEE","author":"Minh C. C.","year":"2008"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.38"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_32_1","volume-title":"Stanford","author":"Minh C. C.","year":"2015"},{"key":"e_1_3_2_1_33_1","first-page":"74","volume-title":"2013 IEEE International Symposium on. IEEE","author":"Ahn J. H.","year":"2013"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_36_1","first-page":"265","volume-title":"2014 ACM\/IEEE 41st International Symposium on. IEEE","author":"Pelley S.","year":"2014"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_38_1","first-page":"61","volume-title":"ACM Press","author":"Venkatraman S.","year":"2011"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_41_1","first-page":"1","volume-title":"2010 IEEE International Symposium on. IEEE","author":"Zhou P.","year":"2010"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","location":"Alexandria Virginia USA","acronym":"MEMSYS '18"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240305","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:01Z","timestamp":1750208881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240305"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":43,"alternative-id":["10.1145\/3240302.3240305","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240305","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}