{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:27:23Z","timestamp":1750505243671,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1730309\/1719160\/1500848"],"award-info":[{"award-number":["1730309\/1719160\/1500848"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240312","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"79-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["GraphIA"],"prefix":"10.1145","author":[{"given":"Gushu","family":"Li","sequence":"first","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guohao","family":"Dai","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuangchen","family":"Li","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_2_1","unstructured":"7-Zip LZMA Benchmark. 2018. Intel Skylake. https:\/\/www.7-cpu.com\/cpu\/Skylake.html. (2018).  7-Zip LZMA Benchmark. 2018. Intel Skylake. https:\/\/www.7-cpu.com\/cpu\/Skylake.html. (2018)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_3_2_1_4_1","volume-title":"Nxgraph: An efficient graph processing system on a single machine","author":"Yuze Chi","year":"2016","unstructured":"Yuze Chi et al. 2016 . Nxgraph: An efficient graph processing system on a single machine . In ICDE. IEEE , 409--420. Yuze Chi et al. 2016. Nxgraph: An efficient graph processing system on a single machine. In ICDE. IEEE, 409--420."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847339"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021739"},{"key":"e_1_3_2_1_7_1","unstructured":"Guohao Dai et al. 2018. GraphH: A Processing-in-Memory Architecture for Large-scale Graph Processing. IEEE TCAD (2018).  Guohao Dai et al. 2018. GraphH: A Processing-in-Memory Architecture for Large-scale Graph Processing. IEEE TCAD (2018)."},{"key":"e_1_3_2_1_8_1","first-page":"3088","article-title":"An efficient and scalable semiconductor architecture for parallel automata processing","volume":"25","author":"Paul Dlugosch","year":"2014","unstructured":"Paul Dlugosch et al. 2014 . An efficient and scalable semiconductor architecture for parallel automata processing . IEEE TPDS 25 , 12 (2014), 3088 -- 3098 . Paul Dlugosch et al. 2014. An efficient and scalable semiconductor architecture for parallel automata processing. IEEE TPDS 25, 12 (2014), 3088--3098.","journal-title":"IEEE TPDS"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"e_1_3_2_1_10_1","unstructured":"Joseph E Gonzalez etal 2014. GraphX: Graph Processing in a Distributed Dataflow Framework.. In OSDI. USENIX 599--613.   Joseph E Gonzalez et al. 2014. GraphX: Graph Processing in a Distributed Dataflow Framework.. In OSDI. USENIX 599--613."},{"key":"e_1_3_2_1_11_1","volume-title":"Graphicionado: A high-performance and energy-efficient accelerator for graph analytics","author":"Ham Tae Jun","year":"2016","unstructured":"Tae Jun Ham 2016 . Graphicionado: A high-performance and energy-efficient accelerator for graph analytics . In MICRO. IEEE , 1--13. Tae Jun Ham et al. 2016. Graphicionado: A high-performance and energy-efficient accelerator for graph analytics. In MICRO. IEEE, 1--13."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Manuel Holtgrewe et al. 2010. Engineering a scalable high quality graph partitioner. In IPDPS. IEEE 1--12.  Manuel Holtgrewe et al. 2010. Engineering a scalable high quality graph partitioner. In IPDPS. IEEE 1--12.","DOI":"10.1109\/IPDPS.2010.5470485"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Tianhao Huang et al. 2018. HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing. In DATE. IEEE 973--978.  Tianhao Huang et al. 2018. HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing. In DATE. IEEE 973--978.","DOI":"10.23919\/DATE.2018.8342150"},{"key":"e_1_3_2_1_15_1","unstructured":"Micron Technology Inc. 2009. 4Gb: x4 x8 x16 DDR3 SDRAM. https:\/\/www.micron.com\/~\/media\/documents\/products\/data-sheet\/dram\/ddr3\/4gb_ddr3_sdram.pdf. (2009).  Micron Technology Inc. 2009. 4Gb: x4 x8 x16 DDR3 SDRAM. https:\/\/www.micron.com\/~\/media\/documents\/products\/data-sheet\/dram\/ddr3\/4gb_ddr3_sdram.pdf. (2009)."},{"key":"e_1_3_2_1_16_1","unstructured":"Micron Technology Inc. 2018. System Power Calculator Information. https:\/\/www.micron.com\/support\/tools-and-utilities\/power-calc. (2018).  Micron Technology Inc. 2018. System Power Calculator Information. https:\/\/www.micron.com\/support\/tools-and-utilities\/power-calc. (2018)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.41"},{"key":"e_1_3_2_1_18_1","volume-title":"Graphchi: Large-scale graph computation on just a pc. In OSDI. USENIX, 31--46.","author":"Aapo Kyrola","year":"2012","unstructured":"Aapo Kyrola et al. 2012 . Graphchi: Large-scale graph computation on just a pc. In OSDI. USENIX, 31--46. Aapo Kyrola et al. 2012. Graphchi: Large-scale graph computation on just a pc. In OSDI. USENIX, 31--46."},{"key":"e_1_3_2_1_19_1","unstructured":"Jure Leskovec et al. 2014. SNAP Datasets: Stanford Large Network Dataset Collection. http:\/\/snap.stanford.edu\/data. (June 2014).  Jure Leskovec et al. 2014. SNAP Datasets: Stanford Large Network Dataset Collection. http:\/\/snap.stanford.edu\/data. (June 2014)."},{"key":"e_1_3_2_1_20_1","volume-title":"DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In MICRO. ACM, 288--301.","author":"Shuangchen Li","year":"2017","unstructured":"Shuangchen Li et al. 2017 . DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In MICRO. ACM, 288--301. Shuangchen Li et al. 2017. DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In MICRO. ACM, 288--301."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.14778\/2212351.2212354"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807184"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847337"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.24"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522740"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173197"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Mingxing Zhang et al. 2018. GraphP: Reducing Communication of PIM-based Graph Processing with Efficient Data Partition. In HPCA. IEEE 544--557.  Mingxing Zhang et al. 2018. GraphP: Reducing Communication of PIM-based Graph Processing with Efficient Data Partition. In HPCA. IEEE 544--557.","DOI":"10.1109\/HPCA.2018.00053"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173208"},{"key":"e_1_3_2_1_29_1","unstructured":"Xiaowei Zhu et al. 2015. GridGraph: Large-Scale Graph Processing on a Single Machine Using 2-Level Hierarchical Partitioning. In ATC. USENIX 375--386.   Xiaowei Zhu et al. 2015. GridGraph: Large-Scale Graph Processing on a Single Machine Using 2-Level Hierarchical Partitioning. In ATC. USENIX 375--386."},{"key":"e_1_3_2_1_30_1","volume-title":"Gemini: A Computation-Centric Distributed Graph Processing System. In OSDI. USENIX, 301--316.","author":"Xiaowei Zhu","year":"2016","unstructured":"Xiaowei Zhu et al. 2016 . Gemini: A Computation-Centric Distributed Graph Processing System. In OSDI. USENIX, 301--316. Xiaowei Zhu et al. 2016. Gemini: A Computation-Centric Distributed Graph Processing System. In OSDI. USENIX, 301--316."}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","acronym":"MEMSYS '18","location":"Alexandria Virginia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240312","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240312","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:01Z","timestamp":1750208881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240312"}},"subtitle":["an <u>i<\/u>n-situ <u>a<\/u>ccelerator for large-scale graph processing"],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":30,"alternative-id":["10.1145\/3240302.3240312","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240312","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}