{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:17Z","timestamp":1750221137517,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240314","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"137-147","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Tackling memory access latency through DRAM row management"],"prefix":"10.1145","author":[{"given":"Sriseshan","family":"Srikanth","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lavanya","family":"Subramanian","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas M.","family":"Conte","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.31"},{"key":"e_1_3_2_1_2_1","unstructured":"Matthew Blackmore. 2013. A quantitative analysis of memory controller page policies. (2013).  Matthew Blackmore. 2013. A quantitative analysis of memory controller page policies. (2013)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Karthik Chandrasekar Sven Goossens Christian Weis Martijn Koedam Benny Akesson Norbert Wehn and Kees Goossens. 2014. Exploiting Expendable Process-margins in DRAMs for Run-time Performance Optimization. In DATE.   Karthik Chandrasekar Sven Goossens Christian Weis Martijn Koedam Benny Akesson Norbert Wehn and Kees Goossens. 2014. Exploiting Expendable Process-margins in DRAMs for Run-time Performance Optimization. In DATE.","DOI":"10.7873\/DATE.2014.186"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"K. K. Chang P. J. Nair D. Lee S. Ghose M. K. Qureshi and O. Mutlu. 2016. Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM. In HPCA.  K. K. Chang P. J. Nair D. Lee S. Ghose M. K. Qureshi and O. Mutlu. 2016. Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM. In HPCA.","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750402"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2017.8091044"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"E. Ebrahimi O. Mutlu and Y. N. Patt. 2009. Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems. In HPCA.  E. Ebrahimi O. Mutlu and Y. N. Patt. 2009. Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems. In HPCA.","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"e_1_3_2_1_8_1","volume-title":"Janssens","author":"Fu John W. C.","year":"1992","unstructured":"John W. C. Fu , Janak H. Patel , and Bob L . Janssens . 1992 . Stride Directed Prefetching in Scalar Processors. In MICRO. John W. C. Fu, Janak H. Patel, and Bob L. Janssens. 1992. Stride Directed Prefetching in Scalar Processors. In MICRO."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989101"},{"key":"e_1_3_2_1_10_1","volume-title":"DRAM: Unlocking Performance and Energy Improvement Opportunities. In ICS.","author":"Gulur Nagendra Dwarakanath","year":"2012","unstructured":"Nagendra Dwarakanath Gulur , R. Manikantan , Mahesh Mehendale , and R. Govindarajan . 2012 . Multiple Sub-row Buffers in DRAM: Unlocking Performance and Energy Improvement Opportunities. In ICS. Nagendra Dwarakanath Gulur, R. Manikantan, Mahesh Mehendale, and R. Govindarajan. 2012. Multiple Sub-row Buffers in DRAM: Unlocking Performance and Energy Improvement Opportunities. In ICS."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Hasan Hassan Gennady Pekhimenko Nandita Vijaykumar Vivek Seshadri Donghyuk Lee Oguz Ergin and Onur Mutlu. 2016. ChargeCache: Reducing DRAM latency by exploiting row access locality. In HPCA.  Hasan Hassan Gennady Pekhimenko Nandita Vijaykumar Vivek Seshadri Donghyuk Lee Oguz Ergin and Onur Mutlu. 2016. ChargeCache: Reducing DRAM latency by exploiting row access locality. In HPCA.","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132444"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370837"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285958"},{"key":"e_1_3_2_1_16_1","unstructured":"O. Kahn and J. Wilcox. 2004. Method for Dynamically Adjusting a Memory Page Closing Policy. U.S. Patent Number 6799241-B2.  O. Kahn and J. Wilcox. 2004. Method for Dynamically Adjusting a Memory Page Closing Policy. U.S. Patent Number 6799241-B2."},{"key":"e_1_3_2_1_17_1","unstructured":"Mushfique Khurshid Mohit Chainani Alekhya Perugupalli and Rahul Srikumar. 2012. Stride and Global History Based DRAM Page Management. In JWAC.  Mushfique Khurshid Mohit Chainani Alekhya Perugupalli and Rahul Srikumar. 2012. Stride and Global History Based DRAM Page Management. In JWAC."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Y. Kim V. Seshadri D. Lee J. Liu and O. Mutlu. 2012. A Case for Subarray-Level Parallelism (SALP) in DRAM. In ISCA.   Y. Kim V. Seshadri D. Lee J. Liu and O. Mutlu. 2012. A Case for Subarray-Level Parallelism (SALP) in DRAM. In ISCA.","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"D. Lee Y. Kim G. Pekhimenko S. Khan V. Seshadri K. Chang and O. Mutlu. 2015. Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case. In HPCA.  D. Lee Y. Kim G. Pekhimenko S. Khan V. Seshadri K. Chang and O. Mutlu. 2015. Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case. In HPCA.","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192014"},{"key":"e_1_3_2_1_26_1","unstructured":"Seong-Il Park and In-Cheol Park. 2003. History-based memory mode prediction for improving memory performance. In ISCAS.  Seong-Il Park and In-Cheol Park. 2003. History-based memory mode prediction for improving memory performance. In ISCAS."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_28_1","unstructured":"T. Rokicki. 2002. Method and Computer System for Speculatively Closing Pages in Memory. U.S. Patent Number 6389514-B1.  T. Rokicki. 2002. Method and Computer System for Speculatively Closing Pages in Memory. U.S. Patent Number 6389514-B1."},{"key":"e_1_3_2_1_29_1","unstructured":"B. Sander P. Madrid and G. Samus. 2005. Dynamic Idle Counter Threshold Value for Use in Memory Paging Policy. U.S. Patent Number 6976122-B1.  B. Sander P. Madrid and G. Samus. 2005. Dynamic Idle Counter Threshold Value for Use in Memory Paging Policy. U.S. Patent Number 6976122-B1."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123669"},{"key":"e_1_3_2_1_34_1","volume-title":"EUROCON 2005. The International Conference on","volume":"1","author":"Stankovic Vladimir V","year":"2005","unstructured":"Vladimir V Stankovic and Nebojsa Z Milenkovic . 2005 . Dram controller with a close-page predictor. In Computer as a Tool, 2005 . EUROCON 2005. The International Conference on , Vol. 1 . IEEE, 693--696. Vladimir V Stankovic and Nebojsa Z Milenkovic. 2005. Dram controller with a close-page predictor. In Computer as a Tool, 2005. EUROCON 2005. The International Conference on, Vol. 1. IEEE, 693--696."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"volume-title":"d.}. Welcome to SPEC","author":"The Standard Performance Evaluation Corporation {n.","key":"e_1_3_2_1_36_1","unstructured":"The Standard Performance Evaluation Corporation {n. d.}. Welcome to SPEC . The Standard Performance Evaluation Corporation . http:\/\/www.specbench.org\/. The Standard Performance Evaluation Corporation {n. d.}. Welcome to SPEC. The Standard Performance Evaluation Corporation. http:\/\/www.specbench.org\/."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_14"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.53"}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","acronym":"MEMSYS '18","location":"Alexandria Virginia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240314","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:01Z","timestamp":1750208881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240314"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":38,"alternative-id":["10.1145\/3240302.3240314","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240314","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}