{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T18:08:37Z","timestamp":1785953317179,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":59,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240315","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"341-353","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":51,"title":["A performance & power comparison of modern high-speed DRAM architectures"],"prefix":"10.1145","author":[{"given":"Shang","family":"Li","sequence":"first","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dhiraj","family":"Reddy","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. 2015. High-Bandwidth Memory-Reinventing Memory Technology. https:\/\/www.amd.com\/Documents\/High-Bandwidth-Memory-HBM.pdf.  AMD. 2015. High-Bandwidth Memory-Reinventing Memory Technology. https:\/\/www.amd.com\/Documents\/High-Bandwidth-Memory-HBM.pdf."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"e_1_3_2_1_5_1","volume-title":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 356--367","author":"Chang K. K. W.","unstructured":"K. K. W. Chang , D. Lee , Z. Chishti , A. R. Alameldeen , C. Wilkerson , Y. Kim , and O. Mutlu . 2014. Improving DRAM performance by parallelizing refreshes with accesses . In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 356--367 . K. K. W. Chang, D. Lee, Z. Chishti, A. R. Alameldeen, C. Wilkerson, Y. Kim, and O. Mutlu. 2014. Improving DRAM performance by parallelizing refreshes with accesses. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 356--367."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. International Symposium on High Performance Computer Architecture (HPCA). 73--84","author":"Chatterjee N.","unstructured":"N. Chatterjee , M. O'Connor , D. Lee , D. R. Johnson , S. W. Keckler , M. Rhu , and W. J. Dally . 2017. Architecting an Energy-Efficient DRAM System for GPUs . In Proc. International Symposium on High Performance Computer Architecture (HPCA). 73--84 . N. Chatterjee, M. O'Connor, D. Lee, D. R. Johnson, S. W. Keckler, M. Rhu, and W. J. Dally. 2017. Architecting an Energy-Efficient DRAM System for GPUs. In Proc. International Symposium on High Performance Computer Architecture (HPCA). 73--84."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.16"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337204"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379252"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300998"},{"key":"e_1_3_2_1_12_1","first-page":"2","article-title":"The slammin, jammin, DRAM scramble","volume":"2000","author":"Dipert Brian","year":"2000","unstructured":"Brian Dipert . 2000 . The slammin, jammin, DRAM scramble . EDN 2000 , 2 (Jan. 2000), 68--82. Brian Dipert. 2000. The slammin, jammin, DRAM scramble. EDN 2000, 2 (Jan. 2000), 68--82.","journal-title":"EDN"},{"key":"e_1_3_2_1_13_1","volume-title":"SAND2013-4744 312","author":"Dongarra Jack","year":"2013","unstructured":"Jack Dongarra and Michael A Heroux . 2013 . Toward a new metric for ranking high performance computing systems. Sandia Report , SAND2013-4744 312 (2013), 150. Jack Dongarra and Michael A Heroux. 2013. Toward a new metric for ranking high performance computing systems. Sandia Report, SAND2013-4744 312 (2013), 150."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346190"},{"key":"e_1_3_2_1_15_1","unstructured":"Dean Gans. 2016. Low Power DRAM Evolution. In JEDEC Mobile and IOT Forum. http:\/\/server.semiconchina.org\/downloadFile\/1460449602275.pdf  Dean Gans. 2016. Low Power DRAM Evolution. In JEDEC Mobile and IOT Forum. http:\/\/server.semiconchina.org\/downloadFile\/1460449602275.pdf"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_18_1","volume-title":"Hybrid Memory Cube Specification 1.0","author":"HMC Consortium","unstructured":"HMC Consortium . 2013. Hybrid Memory Cube Specification 1.0 . Hybrid Memory Cube Consortium . HMC Consortium. 2013. Hybrid Memory Cube Specification 1.0. Hybrid Memory Cube Consortium."},{"key":"e_1_3_2_1_19_1","volume-title":"Hybrid Memory Cube Specification 2.0","author":"HMC Consortium","unstructured":"HMC Consortium . 2014. Hybrid Memory Cube Specification 2.0 . Hybrid Memory Cube Consortium . HMC Consortium. 2014. Hybrid Memory Cube Specification 2.0. Hybrid Memory Cube Consortium."},{"key":"e_1_3_2_1_20_1","volume-title":"Memory Systems: Cache, DRAM, and Disk. Morgan Kaufmann.","author":"Jacob Bruce","year":"2007","unstructured":"Bruce Jacob , Spencer Ng , and David Wang . 2007 . Memory Systems: Cache, DRAM, and Disk. Morgan Kaufmann. Bruce Jacob, Spencer Ng, and David Wang. 2007. Memory Systems: Cache, DRAM, and Disk. Morgan Kaufmann."},{"issue":"7","key":"e_1_3_2_1_21_1","first-page":"543","article-title":"SYSTEM AND METHOD FOR PERFORMING MULTI-RANK COMMAND SCHEDULING IN DDR SDRAM MEMORY SYSTEMS","author":"Jacob Bruce","year":"2009","unstructured":"Bruce Jacob and David Tawei Wang . 2009 . SYSTEM AND METHOD FOR PERFORMING MULTI-RANK COMMAND SCHEDULING IN DDR SDRAM MEMORY SYSTEMS . US Patent No. 7 , 543 ,102. Bruce Jacob and David Tawei Wang. 2009. SYSTEM AND METHOD FOR PERFORMING MULTI-RANK COMMAND SCHEDULING IN DDR SDRAM MEMORY SYSTEMS. US Patent No. 7,543,102.","journal-title":"US Patent"},{"key":"e_1_3_2_1_22_1","volume-title":"Memory characterization of workloads using instrumentation-driven simulation. Web Copy: http:\/\/www.glue.umd.edu\/ajaleel\/workload","author":"Jaleel Aamer","year":"2010","unstructured":"Aamer Jaleel . 2010. Memory characterization of workloads using instrumentation-driven simulation. Web Copy: http:\/\/www.glue.umd.edu\/ajaleel\/workload ( 2010 ). Aamer Jaleel. 2010. Memory characterization of workloads using instrumentation-driven simulation. Web Copy: http:\/\/www.glue.umd.edu\/ajaleel\/workload (2010)."},{"key":"e_1_3_2_1_23_1","volume-title":"JESD209-3","author":"JEDEC.","unstructured":"JEDEC. 20012. Low Power Double Data Rate 3 (LPDDR3) , JESD209-3 . JEDEC Solid State Technology Association . JEDEC. 20012. Low Power Double Data Rate 3 (LPDDR3), JESD209-3. JEDEC Solid State Technology Association."},{"key":"e_1_3_2_1_24_1","volume-title":"JESD79-3","author":"JEDEC.","unstructured":"JEDEC. 2007. DDR3 SDRAM Standard , JESD79-3 . JEDEC Solid State Technology Association . JEDEC. 2007. DDR3 SDRAM Standard, JESD79-3. JEDEC Solid State Technology Association."},{"key":"e_1_3_2_1_25_1","volume-title":"JESD79-4","author":"JEDEC.","unstructured":"JEDEC. 2012. DDR4 SDRAM Standard , JESD79-4 . JEDEC Solid State Technology Association . JEDEC. 2012. DDR4 SDRAM Standard, JESD79-4. JEDEC Solid State Technology Association."},{"key":"e_1_3_2_1_26_1","volume-title":"JESD235","author":"JEDEC.","unstructured":"JEDEC. 2013. High Bandwidth Memory (HBM) DRAM , JESD235 . JEDEC Solid State Technology Association . JEDEC. 2013. High Bandwidth Memory (HBM) DRAM, JESD235. JEDEC Solid State Technology Association."},{"key":"e_1_3_2_1_27_1","volume-title":"JESD235A","author":"JEDEC.","unstructured":"JEDEC. 2015. High Bandwidth Memory (HBM) DRAM , JESD235A . JEDEC Solid State Technology Association . JEDEC. 2015. High Bandwidth Memory (HBM) DRAM, JESD235A. JEDEC Solid State Technology Association."},{"key":"e_1_3_2_1_28_1","volume-title":"JESD209-4A","author":"JEDEC.","unstructured":"JEDEC. 2015. Low Power Double Data Rate (LPDDR4) , JESD209-4A . JEDEC Solid State Technology Association . JEDEC. 2015. Low Power Double Data Rate (LPDDR4), JESD209-4A. JEDEC Solid State Technology Association."},{"key":"e_1_3_2_1_29_1","volume-title":"JESD212C","author":"JEDEC.","unstructured":"JEDEC. 2016. Graphics Double Data Rate (GDDR5) SGRAM Standard , JESD212C . JEDEC Solid State Technology Association . JEDEC. 2016. Graphics Double Data Rate (GDDR5) SGRAM Standard, JESD212C. JEDEC Solid State Technology Association."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523744"},{"key":"e_1_3_2_1_32_1","volume-title":"Proc. International Symposium on Performance Analysis of Systems and Software (ISPASS). 256--267","author":"Kultursay E.","unstructured":"E. Kultursay , M. Kandemir , A. Sivasubramaniam , and O. Mutlu . 2013. Evaluating STT-RAM as an energy-efficient main memory alternative . In Proc. International Symposium on Performance Analysis of Systems and Software (ISPASS). 256--267 . E. Kultursay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In Proc. International Symposium on Performance Analysis of Systems and Software (ISPASS). 256--267."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2538218"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2435709"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2579672"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"key":"e_1_3_2_1_39_1","volume-title":"Proc. 21st International Symposium on High Performance Computer Architecture (HPCA). 126--136","author":"Meswani M. R.","unstructured":"M. R. Meswani , S. Blagodurov , D. Roberts , J. Slice , M. Ignatowski , and G. H. Loh . 2015. Heterogeneous memory architectures: A Hardware\/Software approach for mixing die-stacked and off-package memories . In Proc. 21st International Symposium on High Performance Computer Architecture (HPCA). 126--136 . M. R. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski, and G. H. Loh. 2015. Heterogeneous memory architectures: A Hardware\/Software approach for mixing die-stacked and off-package memories. In Proc. 21st International Symposium on High Performance Computer Architecture (HPCA). 126--136."},{"key":"e_1_3_2_1_41_1","volume-title":"2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV). 83--92","author":"Narancic G.","unstructured":"G. Narancic , P. Judd , D. Wu , I. Atta , M. Elnacouzi , J. Zebchuk , J. Albericio , N. Enright Jerger , A. Moshovos , K. Kutulakos , and S. Gadelrab . 2014. Evaluating the memory system behavior of smartphone workloads . In 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV). 83--92 . G. Narancic, P. Judd, D. Wu, I. Atta, M. Elnacouzi, J. Zebchuk, J. Albericio, N. Enright Jerger, A. Moshovos, K. Kutulakos, and S. Gadelrab. 2014. Evaluating the memory system behavior of smartphone workloads. In 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV). 83--92."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.30"},{"key":"e_1_3_2_1_43_1","unstructured":"J. Thomas Pawlowski. 2011. Hybrid Memory Cube (HMC). In HotChips 23. https:\/\/www.hotchips.org\/wp-content\/uploads\/hc_archives\/hc23\/HC23.18.3-memory-FPGA\/HC23.18.320-HybridCube-Pawlowski-Micron.pdf  J. Thomas Pawlowski. 2011. Hybrid Memory Cube (HMC). In HotChips 23. https:\/\/www.hotchips.org\/wp-content\/uploads\/hc_archives\/hc23\/HC23.18.3-memory-FPGA\/HC23.18.320-HybridCube-Pawlowski-Micron.pdf"},{"key":"e_1_3_2_1_44_1","unstructured":"Steven Przybylski. 1996. New DRAM Technologies: A Comprehensive Analysis of the New Architectures. MicroDesign Resources Sebastopol CA.   Steven Przybylski. 1996. New DRAM Technologies: A Comprehensive Analysis of the New Architectures. MicroDesign Resources Sebastopol CA."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818955"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_48_1","volume-title":"Memory Systems for High Performance Computing","author":"Rodr\u00edguez David Zaragoza","unstructured":"David Zaragoza Rodr\u00edguez , Darko Zivanovi\u0107 , Petar Radojkovi\u0107 , and Eduard Ayguad\u00e9 . 2016. Memory Systems for High Performance Computing . Barcelona Supercomputing Center . David Zaragoza Rodr\u00edguez, Darko Zivanovi\u0107, Petar Radojkovi\u0107, and Eduard Ayguad\u00e9. 2016. Memory Systems for High Performance Computing. Barcelona Supercomputing Center."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.9"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.44"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_59_1","volume-title":"Proc. 20th International Symposium on High Performance Computer Architecture (HPCA). 380--391","author":"Wang W.","unstructured":"W. Wang , T. Dey , J. W. Davidson , and M. L. Soffa . 2014. DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead . In Proc. 20th International Symposium on High Performance Computer Architecture (HPCA). 380--391 . W. Wang, T. Dey, J. W. Davidson, and M. L. Soffa. 2014. DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead. In Proc. 20th International Symposium on High Performance Computer Architecture (HPCA). 380--391."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670979.2670990"},{"key":"e_1_3_2_1_63_1","volume-title":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 368--379","author":"Zhang T.","unstructured":"T. Zhang , M. Poremba , C. Xu , G. Sun , and Y. Xie . 2014. CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture . In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 368--379 . T. Zhang, M. Poremba, C. Xu, G. Sun, and Y. Xie. 2014. CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 368--379."}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","location":"Alexandria Virginia USA","acronym":"MEMSYS '18"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240315","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:01Z","timestamp":1750208881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240315"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":59,"alternative-id":["10.1145\/3240302.3240315","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240315","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}