{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:17Z","timestamp":1750221137008,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240316","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"185-189","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Achieving transparency mapping parallel applications"],"prefix":"10.1145","author":[{"given":"Edgar A.","family":"Le\u00f3n","sequence":"first","affiliation":[{"name":"Lawrence Livermore National Laboratory"}]},{"given":"Matthieu","family":"Hautreux","sequence":"additional","affiliation":[{"name":"French Alternative Energies and Atomic Energy Commission, Bruy\u00e8res-le-Ch\u00e2tel, France"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"OpenMP Architecture Review Board. 2015. OpenMP Application Programming Interface. Version 4.5.  OpenMP Architecture Review Board. 2015. OpenMP Application Programming Interface. Version 4.5."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2010.67"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132415"},{"key":"e_1_3_2_1_4_1","volume-title":"GPU Technology Conference (GTC'18)","author":"Le\u00f3n Edgar A.","year":"2018","unstructured":"Edgar A. Le\u00f3n . 2018 . Mapping MPI+X Applications to Multi-GPU Architectures: A Performance-Portable Approach . In GPU Technology Conference (GTC'18) . San Jose, CA. Edgar A. Le\u00f3n. 2018. Mapping MPI+X Applications to Multi-GPU Architectures: A Performance-Portable Approach. In GPU Technology Conference (GTC'18). San Jose, CA."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903671"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989115"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126931"},{"key":"e_1_3_2_1_8_1","volume-title":"Memory Bandwidth and Machine Balance in Current High Performance Computers","author":"McCalpin John D.","year":"1995","unstructured":"John D. McCalpin . 1995. Memory Bandwidth and Machine Balance in Current High Performance Computers . IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter ( Dec. 1995 ), 19--25. John D. McCalpin. 1995. Memory Bandwidth and Machine Balance in Current High Performance Computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter (Dec. 1995), 19--25."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2018.04.007"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477467"}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","acronym":"MEMSYS '18","location":"Alexandria Virginia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240316","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:01Z","timestamp":1750208881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240316"}},"subtitle":["a memory hierarchy affair"],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":10,"alternative-id":["10.1145\/3240302.3240316","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240316","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}