{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:21:54Z","timestamp":1780356114582,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240317","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"107-116","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Main memory latency simulation"],"prefix":"10.1145","author":[{"given":"Rommel S\u00e1nchez","family":"Verdejo","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kazi","family":"Asifuzzaman","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Milan","family":"Radulovic","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Petar","family":"Radojkovi\u0107","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_5_1","volume-title":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings. 250-.","author":"Celebioglu O.","unstructured":"O. Celebioglu , A. Saify , T. Leng , J. Hsieh , V. Mashayekhi , and R. Rooholamini . 2004. The performance impact of computational efficiency on HPC clusters with hyper-threading technology . In 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings. 250-. O. Celebioglu, A. Saify, T. Leng, J. Hsieh, V. Mashayekhi, and R. Rooholamini. 2004. The performance impact of computational efficiency on HPC clusters with hyper-threading technology. In 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings. 250-."},{"key":"e_1_3_2_1_6_1","unstructured":"Niladrish Chatterjee Rajeev Balasubramonian Manjunath Shevgoor Seth H. Pugsley Aniruddha N. Udipi Ali Shafiee Kshitij Sudan Manu Awasthi and Zeshan Chishti. 2012. USIMM: the Utah SImulated Memory Module A Simulation Infrastructure for the JWAC Memory Scheduling Championship. (2012).  Niladrish Chatterjee Rajeev Balasubramonian Manjunath Shevgoor Seth H. Pugsley Aniruddha N. Udipi Ali Shafiee Kshitij Sudan Manu Awasthi and Zeshan Chishti. 2012. USIMM: the Utah SImulated Memory Module A Simulation Infrastructure for the JWAC Memory Scheduling Championship. (2012)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300998"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_9_1","volume-title":"Retrieved","author":"Intel Corporation","year":"2016","unstructured":"Intel Corporation 2016 . Intel Product Specification site. (2016) . Retrieved May, 2018 from https:\/\/ark.intel.com\/ Intel Corporation 2016. Intel Product Specification site. (2016). Retrieved May, 2018 from https:\/\/ark.intel.com\/"},{"key":"e_1_3_2_1_10_1","volume-title":"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual","author":"Intel Corporation 2016.","unstructured":"Intel Corporation 2016. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual . Intel Corporation . Reference Number: 248966--033. Intel Corporation 2016. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. Intel Corporation. Reference Number: 248966--033."},{"key":"e_1_3_2_1_11_1","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"Ng Bruce","year":"2007","unstructured":"Jacob, Bruce and Ng , Spencer and Wang , David. 2007 . Memory Systems: Cache, DRAM, Disk . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. Jacob, Bruce and Ng, Spencer and Wang, David. 2007. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_12_1","volume-title":"Doe Hyun Yoon, and Mattan Erez","author":"Jeong Min Kyu","year":"2012","unstructured":"Min Kyu Jeong , Doe Hyun Yoon, and Mattan Erez . 2012 . DrSim: A Platform for Flexible DRAM System Research . http:\/\/lph.ece.utexas.edu\/public\/DrSim. (2012). Min Kyu Jeong, Doe Hyun Yoon, and Mattan Erez. 2012. DrSim: A Platform for Flexible DRAM System Research. http:\/\/lph.ece.utexas.edu\/public\/DrSim. (2012)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"e_1_3_2_1_16_1","volume-title":"Memory Bandwidth and Machine Balance in Current High Performance Computers","author":"McCalpin John D.","year":"1995","unstructured":"John D. McCalpin . 1995. Memory Bandwidth and Machine Balance in Current High Performance Computers . IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter ( Dec. 1995 ), 19--25. John D. McCalpin. 1995. Memory Bandwidth and Machine Balance in Current High Performance Computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter (Dec. 1995), 19--25."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 1996 Annual Conference on USENIX Annual Technical Conference (ATEC '96)","author":"McVoy Larry","year":"1996","unstructured":"Larry McVoy and Carl Staelin . 1996 . Lmbench: Portable Tools for Performance Analysis . In Proceedings of the 1996 Annual Conference on USENIX Annual Technical Conference (ATEC '96) . USENIX Association, Berkeley, CA, USA, 23--23. http:\/\/dl.acm.org\/citation.cfm?id=1268299.1268322 Larry McVoy and Carl Staelin. 1996. Lmbench: Portable Tools for Performance Analysis. In Proceedings of the 1996 Annual Conference on USENIX Annual Technical Conference (ATEC '96). USENIX Association, Berkeley, CA, USA, 23--23. http:\/\/dl.acm.org\/citation.cfm?id=1268299.1268322"},{"key":"e_1_3_2_1_18_1","unstructured":"Micron Technology Inc. 2018. Micron DDR3 SDRAM Verilog Model. (2018). Retrieved Apr 2018 from https:\/\/www.micron.com\/resource-details\/3caf8e7e-ace6-4a7c-bf04-e374d9c08564  Micron Technology Inc. 2018. Micron DDR3 SDRAM Verilog Model. (2018). Retrieved Apr 2018 from https:\/\/www.micron.com\/resource-details\/3caf8e7e-ace6-4a7c-bf04-e374d9c08564"},{"key":"e_1_3_2_1_19_1","volume-title":"Graphite: A distributed parallel simulator for multicores. In HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. 1--12.","author":"Miller J. E.","year":"2010","unstructured":"J. E. Miller , H. Kasture , G. Kurian , C. Gruenwald , N. Beckmann , C. Celio , J. Eastep , and A. Agarwal . 2010 . Graphite: A distributed parallel simulator for multicores. In HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. 1--12. J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. 2010. Graphite: A distributed parallel simulator for multicores. In HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. 1--12."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_22_1","unstructured":"Samsung Electronics Co. Ltd. 2011. 240pin Registered DIMM based on 2Gb D-die. M393B5273DH0 Datasheet.  Samsung Electronics Co. Ltd. 2011. 240pin Registered DIMM based on 2Gb D-die. M393B5273DH0 Datasheet."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_2_1_24_1","unstructured":"Top500 Main site 2018. Top 500 Supercomputer sites. (2018). https:\/\/www.top500.org\/  Top500 Main site 2018. Top 500 Supercomputer sites. (2018). https:\/\/www.top500.org\/"},{"key":"e_1_3_2_1_25_1","volume-title":"Microbenchmarks for Detailed Validation and Tuning of Hardware Simulators. In 2017 International Conference on High Performance Computing Simulation (HPCS). 881--883","author":"Verdejo R. S.","unstructured":"R. S. Verdejo and P. Radojkovi\u0107 . 2017 . Microbenchmarks for Detailed Validation and Tuning of Hardware Simulators. In 2017 International Conference on High Performance Computing Simulation (HPCS). 881--883 . R. S. Verdejo and P. Radojkovi\u0107. 2017. Microbenchmarks for Detailed Validation and Tuning of Hardware Simulators. In 2017 International Conference on High Performance Computing Simulation (HPCS). 881--883."},{"key":"e_1_3_2_1_26_1","volume-title":"Retrieved","author":"Kumar Vish","year":"2018","unstructured":"Viswanathan, Vish and Kumar , Karthik and Willhalm , Thomas and Lu , Patrick and Filipiak , Blazej and Sakthivelu , Sri. 2018. Intel MLC. ( 2018 ). Retrieved Apr 2018 from https:\/\/software.intel.com\/en-us\/articles\/intelr-memory-latency-checker Viswanathan, Vish and Kumar, Karthik and Willhalm, Thomas and Lu, Patrick and Filipiak, Blazej and Sakthivelu, Sri. 2018. Intel MLC. (2018). Retrieved Apr 2018 from https:\/\/software.intel.com\/en-us\/articles\/intelr-memory-latency-checker"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531079"}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","location":"Alexandria Virginia USA","acronym":"MEMSYS '18"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240317","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:01Z","timestamp":1750208881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240317"}},"subtitle":["the missing link"],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":30,"alternative-id":["10.1145\/3240302.3240317","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240317","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}