{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:17Z","timestamp":1750221137082,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240318","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"269-278","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["AWGR-based optical processor-to-memory communication for low-latency, low-energy vault accesses"],"prefix":"10.1145","author":[{"given":"Sebastian","family":"Werner","sequence":"first","affiliation":[{"name":"University of California"}]},{"given":"Pouya","family":"Fotouhi","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Roberto","family":"Proietti","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"S. J. Ben","family":"Yoo","sequence":"additional","affiliation":[{"name":"University of California"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2013.6476868"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2015.2503120"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542360"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815978"},{"key":"e_1_3_2_1_5_1","unstructured":"Keren Bergman et al. 2016. Photonic network-on-chip design. Springer.  Keren Bergman et al. 2016. Photonic network-on-chip design. Springer."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPHOT.2011.2142931"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446075"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597664"},{"volume-title":"IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 289--300","year":"2017","author":"Grani Paolo","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2015.2510656"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008765"},{"key":"e_1_3_2_1_13_1","unstructured":"Wim Heirman Trevor Carlson and Lieven Eeckhout. 2012. Sniper: scalable and accurate parallel multi-core simulation. In HiPEAC. High-Performance and Embedded Architecture and Compilation Network of Excellence (HiPEAC) 91--94.  Wim Heirman Trevor Carlson and Lieven Eeckhout. 2012. Sniper: scalable and accurate parallel multi-core simulation. In HiPEAC. High-Performance and Embedded Architecture and Compilation Network of Excellence (HiPEAC) 91--94."},{"key":"e_1_3_2_1_14_1","unstructured":"JEDEC. 2015. High bandwidth memory (HBM) DRAM. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd235a. {Online; accessed 03-14-2018}.  JEDEC. 2015. High bandwidth memory (HBM) DRAM. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd235a. {Online; accessed 03-14-2018}."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030044"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523744"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2020712"},{"key":"e_1_3_2_1_18_1","unstructured":"Micron. 2014. Hybrid Memory Cube Specification 2.1. http:\/\/www.hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.1_20151105.pdf. {Online; accessed 11-14-2018}.  Micron. 2014. Hybrid Memory Cube Specification 2.1. http:\/\/www.hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.1_20151105.pdf. {Online; accessed 11-14-2018}."},{"key":"e_1_3_2_1_19_1","unstructured":"Micron. 2017. Hybrid Memory Cube. {Online; accessed 03-14-2018}.  Micron. 2017. Hybrid Memory Cube. {Online; accessed 03-14-2018}."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2748620"},{"key":"e_1_3_2_1_21_1","unstructured":"NVIDIA. 2017. NVIDIA Tesla V100 GPU Architecture. http:\/\/images.nvidia.com\/content\/volta-architecture\/pdf\/volta-architecture-whitepaper.pdf. {Online; accessed 03-14-2018}.  NVIDIA. 2017. NVIDIA Tesla V100 GPU Architecture. http:\/\/images.nvidia.com\/content\/volta-architecture\/pdf\/volta-architecture-whitepaper.pdf. {Online; accessed 03-14-2018}."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555808"},{"key":"e_1_3_2_1_23_1","volume-title":"Hot Chips","volume":"23","author":"Pawlowski J Thomas","year":"2011"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080251"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2401716.2401723"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485666"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPHOT.2017.2751003"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2013.OTu2C.4"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989087"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016815"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Tiehui Su Guangyao Liu Katherine E Badham Samuel T Thurman Richard L Kendrick Alan Duncan Danielle Wuchenich Chad Ogden Guy Chriqui Shaoqi Feng etal 2018. Interferometric imaging using Si 3 N 4 photonic integrated circuits for a SPIDER imager. Optics express 26 10 (2018) 12801--12812.  Tiehui Su Guangyao Liu Katherine E Badham Samuel T Thurman Richard L Kendrick Alan Duncan Danielle Wuchenich Chad Ogden Guy Chriqui Shaoqi Feng et al. 2018. Interferometric imaging using Si 3 N 4 photonic integrated circuits for a SPIDER imager. Optics express 26 10 (2018) 12801--12812.","DOI":"10.1364\/OE.26.012801"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Chen Sun Mark T Wade Yunsup Lee Jason S Orcutt Luca Alloatti Michael S Georgas Andrew S Waterman Jeffrey M Shainline Rimas R Avizienis Sen Lin etal 2015. Single-chip microprocessor that communicates directly using light. Nature 528 7583 (2015) 534.  Chen Sun Mark T Wade Yunsup Lee Jason S Orcutt Luca Alloatti Michael S Georgas Andrew S Waterman Jeffrey M Shainline Rimas R Avizienis Sen Lin et al. 2015. Single-chip microprocessor that communicates directly using light. Nature 528 7583 (2015) 534.","DOI":"10.1038\/nature16454"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062286"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761609"},{"volume-title":"12th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS) (forthcoming). IEEE.","author":"Werner Sebastian","key":"e_1_3_2_1_37_1"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.23"},{"volume-title":"Subchannel Scheduling for Shared Optical On-chip Buses. In 2017 IEEE 25th Annual Symposium on High-Performance Interconnects (HOTI). IEEE, 49--56","year":"2017","author":"Werner Sebastian","key":"e_1_3_2_1_39_1"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3131346"},{"key":"e_1_3_2_1_41_1","unstructured":"Business Wire. 2015. Hybrid Memory Cube (HMC) and High-bandwidth Memory (HBM Global Market Report (2018--2023)). https:\/\/www.businesswire.com\/news\/home\/20180312005484\/en\/Hybrid-Memory-Cube-HMC-High-bandwidth-Memory-HBM. {Online; accessed 03-14-2018}.  Business Wire. 2015. Hybrid Memory Cube (HMC) and High-bandwidth Memory (HBM Global Market Report (2018--2023)). https:\/\/www.businesswire.com\/news\/home\/20180312005484\/en\/Hybrid-Memory-Cube-HMC-High-bandwidth-Memory-HBM. {Online; accessed 03-14-2018}."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195673"}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","acronym":"MEMSYS '18","location":"Alexandria Virginia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240318","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:01Z","timestamp":1750208881000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240318"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":43,"alternative-id":["10.1145\/3240302.3240318","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240318","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}