{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T01:41:04Z","timestamp":1787017264569,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100010664","name":"H2020 Future and Emerging Technologies","doi-asserted-by":"publisher","award":["732631"],"award-info":[{"award-number":["732631"]}],"id":[{"id":"10.13039\/100010664","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003816","name":"Huawei Technologies","doi-asserted-by":"publisher","award":["HO2016050002C2"],"award-info":[{"award-number":["HO2016050002C2"]}],"id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Carl-Zeiss-Stiftung"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240424","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T08:33:56Z","timestamp":1546590836000},"page":"148-157","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Efficient coding scheme for DDR4 memory subsystems"],"prefix":"10.1145","author":[{"given":"Kira","family":"Kraft","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deepak M.","family":"Mathew","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chirag","family":"Sudarshan","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[{"name":"Fraunhofer IESE, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Florian","family":"Longnos","sequence":"additional","affiliation":[{"name":"Huawei Technologies Co. Ltd, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Characterization of Data Retention Faults in DRAM Devices","author":"Bacchini A.","year":"2014","unstructured":"A. Bacchini . Characterization of Data Retention Faults in DRAM Devices . 2014 . A. Bacchini. Characterization of Data Retention Faults in DRAM Devices. 2014."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.164"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"e_1_3_2_1_5_1","first-page":"11","article-title":"A white paper on the benefits of chipkill-correct ECC for PC server main memory","author":"Dell T. J.","year":"1997","unstructured":"T. J. Dell . A white paper on the benefits of chipkill-correct ECC for PC server main memory . IBM Microelectronics Division , 11 , 1997 . T. J. Dell. A white paper on the benefits of chipkill-correct ECC for PC server main memory. IBM Microelectronics Division, 11, 1997.","journal-title":"IBM Microelectronics Division"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"2013 International Symposium on","author":"Hou C.-S.","year":"2013","unstructured":"C.-S. Hou , J.-F. Li , C.-Y. Lo , D.-M. Kwai , Y.-F. Chou , and C.-W. Wu . An FPGA-based test platform for analyzing data retention time distribution of DRAMs. In VLSI Design, Automation, and Test (VLSI-DAT) , 2013 International Symposium on , pages 1 -- 4 , April 2013 . C.-S. Hou, J.-F. Li, C.-Y. Lo, D.-M. Kwai, Y.-F. Chou, and C.-W. Wu. An FPGA-based test platform for analyzing data retention time distribution of DRAMs. In VLSI Design, Automation, and Test (VLSI-DAT), 2013 International Symposium on, pages 1--4, April 2013."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"e_1_3_2_1_9_1","volume-title":"International Roadmap for Devices and Systems","year":"2017","unstructured":"IRDS2017. International Roadmap for Devices and Systems , 2017 . IRDS2017. International Roadmap for Devices and Systems, 2017."},{"key":"e_1_3_2_1_10_1","volume-title":"International Technology Roadmap for Semiconductors","author":"ITRS","year":"2015","unstructured":"ITRS 2.0. International Technology Roadmap for Semiconductors , 2015 Edition, Section 5: More Moore . ITRS 2.0. International Technology Roadmap for Semiconductors, 2015 Edition, Section 5: More Moore."},{"key":"e_1_3_2_1_11_1","unstructured":"JEDEC. JESD79-4B JEDEC Standard DDR4 SDRAM. 2017.  JEDEC. JESD79-4B JEDEC Standard DDR4 SDRAM. 2017."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2705144"},{"key":"e_1_3_2_1_13_1","volume-title":"Efficient Reliability Management in SoCs - An Approximate DRAM Perspective. In 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Jung M.","year":"2016","unstructured":"M. Jung , D. M. Mathew , C. Weis , and N. Wehn . Efficient Reliability Management in SoCs - An Approximate DRAM Perspective. In 21st Asia and South Pacific Design Automation Conference (ASP-DAC) , 2016 . M. Jung, D. M. Mathew, C. Weis, and N. Wehn. Efficient Reliability Management in SoCs - An Approximate DRAM Perspective. In 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 2016."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989114"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/647832.737704"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342249"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870427"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870425"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_3_2_1_23_1","volume-title":"Interfaces. In IEEE Microarchitecture Conference (MICRO)","author":"Tutorial S.-L. Lu.","year":"2016","unstructured":"S.-L. Lu. Tutorial : DRAM - Circuits, Organization , Interfaces. In IEEE Microarchitecture Conference (MICRO) , 2016 . S.-L. Lu. Tutorial: DRAM - Circuits, Organization, Interfaces. In IEEE Microarchitecture Conference (MICRO), 2016."},{"key":"e_1_3_2_1_24_1","volume-title":"The Memory Forum","author":"Lucas J.","year":"2014","unstructured":"J. Lucas , M. Alvarez-Mesa , M. Andersch , and B. Juurlink . Sparkk: Quality-Scalable Approximate Storage in DRAM . In The Memory Forum , June 2014 . J. Lucas, M. Alvarez-Mesa, M. Andersch, and B. Juurlink. Sparkk: Quality-Scalable Approximate Storage in DRAM. In The Memory Forum, June 2014."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342023"},{"key":"e_1_3_2_1_26_1","volume-title":"Journal of the Electron Devices Society","author":"N.","year":"2017","unstructured":"N. J. MIN HEE CHO. An Innovative Indicator to Evaluate DRAM Cell Transistor Leakage Current Distribution . Journal of the Electron Devices Society , 2017 . N. J. MIN HEE CHO. An Innovative Indicator to Evaluate DRAM Cell Transistor Leakage Current Distribution. Journal of the Electron Devices Society, 2017."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"e_1_3_2_1_28_1","volume-title":"Technology scaling challenge and future prospects of DRAM and NAND flash memory","author":"Park S.-K.","year":"2015","unstructured":"S.-K. Park . Technology scaling challenge and future prospects of DRAM and NAND flash memory . 2015 . S.-K. Park. Technology scaling challenge and future prospects of DRAM and NAND flash memory. 2015."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_3_2_1_30_1","volume-title":"Nanoscale Semiconductor Memoriees: Technology and applications","author":"Kurinec K. I.","year":"2013","unstructured":"K. I. Santosh K. Kurinec , editor. Nanoscale Semiconductor Memoriees: Technology and applications . CRC Press , 2013 . K. I. Santosh K. Kurinec, editor. Nanoscale Semiconductor Memoriees: Technology and applications. CRC Press, 2013."},{"key":"e_1_3_2_1_31_1","volume-title":"IEEE International Electron Devices Meeting","author":"Schloesser T.","year":"2008","unstructured":"T. Schloesser . 6F2 buried wordline DRAM cell for 40nm and beyond . IEEE International Electron Devices Meeting , San Francisco, CA , 2008 . T. Schloesser. 6F2 buried wordline DRAM cell for 40nm and beyond. IEEE International Electron Devices Meeting, San Francisco, CA, 2008."},{"key":"e_1_3_2_1_32_1","volume-title":"Mitigating Bitline Crosstalk Noise in DRAM Memories","author":"Seyedzadeh S. M.","year":"2017","unstructured":"S. M. Seyedzadeh . Mitigating Bitline Crosstalk Noise in DRAM Memories . 2017 . S. M. Seyedzadeh. Mitigating Bitline Crosstalk Noise in DRAM Memories. 2017."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1948.tb01338.x"},{"key":"e_1_3_2_1_34_1","first-page":"422","volume-title":"IEEE International Symposium on Information Theory","author":"Tallini L. G.","unstructured":"L. G. Tallini , S. Al-Bassam , and B. Bose . On the capacity and codes for the Z-channel . In IEEE International Symposium on Information Theory , page 422 . IEEE, 2002. L. G. Tallini, S. Al-Bassam, and B. Bose. On the capacity and codes for the Z-channel. In IEEE International Symposium on Information Theory, page 422. IEEE, 2002."},{"key":"e_1_3_2_1_35_1","volume-title":"Technical report","author":"Technology M.","year":"2014","unstructured":"M. Technology . Using DDR4 in Networking Subsystems . Technical report , 2014 . M. Technology. Using DDR4 in Networking Subsystems. Technical report, 2014."},{"key":"e_1_3_2_1_36_1","volume-title":"Design Con","author":"Thomas To C. S.","year":"2016","unstructured":"C. S. Thomas To . Optimal DDR4 System with Data Bus Inversion (DBI) . In Design Con , 2016 . C. S. Thomas To. Optimal DDR4 System with Data Bus Inversion (DBI). In Design Con, 2016."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974657"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755865"},{"key":"e_1_3_2_1_39_1","volume-title":"Crosstalk in Deep Submicron DRAMs","author":"Yang Z.","year":"2000","unstructured":"Z. Yang and S. Mourad . Crosstalk in Deep Submicron DRAMs . 2000 . Z. Yang and S. Mourad. Crosstalk in Deep Submicron DRAMs. 2000."},{"key":"e_1_3_2_1_40_1","volume-title":"Crosstalk Induced Fault Analysis and Test in DRAMs","author":"Zemo Y.","year":"2006","unstructured":"Y. Zemo and M. Samisha . Crosstalk Induced Fault Analysis and Test in DRAMs . 2006 . Y. Zemo and M. Samisha. Crosstalk Induced Fault Analysis and Test in DRAMs. 2006."}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","location":"Alexandria Virginia USA","acronym":"MEMSYS '18"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240424","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:43:42Z","timestamp":1750193022000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240424"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":40,"alternative-id":["10.1145\/3240302.3240424","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240424","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}