{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:21Z","timestamp":1772725581251,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240429","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"129-136","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Opportunistic compression for direct-mapped DRAM caches"],"prefix":"10.1145","author":[{"given":"Alaa R.","family":"Alameldeen","sequence":"first","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajat","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080243"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"e_1_3_2_1_6_1","volume-title":"http:\/\/www.spec.org\/cpu2006","author":"Benchmarks SPEC","year":"2006","unstructured":"SPEC Benchmarks , http:\/\/www.spec.org\/cpu2006 , 2006 . SPEC Benchmarks, http:\/\/www.spec.org\/cpu2006, 2006."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_10_1","first-page":"514","volume-title":"Proceedings of the IEEE 21<sup>st<\/sup> International Symposium on High Performance Computer Architecture (HPCA)","author":"Franey Sean","year":"2015","unstructured":"Sean Franey and Mikko Lipasti , \" Tag tables,\" In Proceedings of the IEEE 21<sup>st<\/sup> International Symposium on High Performance Computer Architecture (HPCA) , pp. 514 -- 525 , 2015 . Sean Franey and Mikko Lipasti, \"Tag tables,\" In Proceedings of the IEEE 21<sup>st<\/sup> International Symposium on High Performance Computer Architecture (HPCA), pp. 514--525, 2015."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"Qureshi, \"CANDY: Enabling coherent DRAM caches for multi-node systems,\" In 49<sup>th<\/sup> Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Chou Chiachen","year":"2016","unstructured":"Chiachen Chou , Aamer Jaleel , and Moinuddin K . Qureshi, \"CANDY: Enabling coherent DRAM caches for multi-node systems,\" In 49<sup>th<\/sup> Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) , pp. 1 -- 13 , 2016 . Chiachen Chou, Aamer Jaleel, and Moinuddin K. Qureshi, \"CANDY: Enabling coherent DRAM caches for multi-node systems,\" In 49<sup>th<\/sup> Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1--13, 2016."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"e_1_3_2_1_14_1","first-page":"197","volume-title":"International Symposium on Microarchitecture (MICRO-35)","author":"Yang Jun","year":"2002","unstructured":"Jun Yang and Rajiv Gupta , \" Energy Efficient Frequent Value Cache Design ,\" International Symposium on Microarchitecture (MICRO-35) , pp. 197 -- 207 , Istanbul, Turkey , December 2002 . Jun Yang and Rajiv Gupta, \"Energy Efficient Frequent Value Cache Design,\" International Symposium on Microarchitecture (MICRO-35), pp. 197--207, Istanbul, Turkey, December 2002."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.29"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597655"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.4"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056021"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.52"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006719"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540715"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.41"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.36"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"e_1_3_2_1_26_1","volume-title":"MN","author":"Arelakis A.","year":"2014","unstructured":"A. Arelakis and P. Stenstrom , \" SC2: A Statistical Compression Cache Scheme,\" International Symposium on Computer Architecture (ISCA-41), pp. 145--156, Minneapolis , MN , June 2014 . A. Arelakis and P. Stenstrom, \"SC2: A Statistical Compression Cache Scheme,\" International Symposium on Computer Architecture (ISCA-41), pp. 145--156, Minneapolis, MN, June 2014."}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","location":"Alexandria Virginia USA","acronym":"MEMSYS '18"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240429","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:42Z","timestamp":1750207422000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240429"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":25,"alternative-id":["10.1145\/3240302.3240429","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240429","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}