{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:37Z","timestamp":1750221037963,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1145\/3240302.3240430","type":"proceedings-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T13:33:56Z","timestamp":1546608836000},"page":"259-268","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Multi-level memristive voltage divider"],"prefix":"10.1145","author":[{"given":"Tobias","family":"Lieske","sequence":"first","affiliation":[{"name":"Friedrich-Alexander-University, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehrdad","family":"Biglari","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-University, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander-University, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Hongchu Du, Katharina Skaja, Vitaliy Feyer, Philipp M\u00fcller, Benedikt Arndt, Chun-Lin Jia, Joachim Mayer, et al.","author":"Baeumer Christoph","year":"2015","unstructured":"Christoph Baeumer , Christoph Schmitz , Amr HH Ramadan , Hongchu Du, Katharina Skaja, Vitaliy Feyer, Philipp M\u00fcller, Benedikt Arndt, Chun-Lin Jia, Joachim Mayer, et al. 2015 . Spectromicroscopic insights for rational design of redox-based memristive devices. Nature communications 6 (2015), 8610. Christoph Baeumer, Christoph Schmitz, Amr HH Ramadan, Hongchu Du, Katharina Skaja, Vitaliy Feyer, Philipp M\u00fcller, Benedikt Arndt, Chun-Lin Jia, Joachim Mayer, et al. 2015. Spectromicroscopic insights for rational design of redox-based memristive devices. Nature communications 6 (2015), 8610."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132432"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232217"},{"volume-title":"2014 6th Computer Science and Electronic Engineering Conference (CEEC). 69--72","author":"Emara A.","key":"e_1_3_2_1_4_1","unstructured":"A. Emara , M. Ghoneima , and M. El-Dessouky . 2014. Differential 1T2M memristor memory cell for single\/multi-bit RRAM modules . In 2014 6th Computer Science and Electronic Engineering Conference (CEEC). 69--72 . A. Emara, M. Ghoneima, and M. El-Dessouky. 2014. Differential 1T2M memristor memory cell for single\/multi-bit RRAM modules. In 2014 6th Computer Science and Electronic Engineering Conference (CEEC). 69--72."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989124"},{"volume-title":"2011 International Electron Devices Meeting. 31","author":"Govoreanu B.","key":"e_1_3_2_1_6_1","unstructured":"B. Govoreanu , G. S. Kar , Y. Y. Chen , V. Paraschiv , S. Kubicek , A. Fantini , I. P. Radu , L. Goux , S. Clima , R. Degraeve , N. Jossart , O. Richard , T. Vandeweyer , K. Seo , P. Hendrickx , G. Pourtois , H. Bender , L. Altimime , D. J. Wouters , J. A. Kittl , and M. Jurczak . 2011. 10 X 10nm<sup>2<\/sup> Hf\/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation . In 2011 International Electron Devices Meeting. 31 .6.1--31.6.4. B. Govoreanu, G. S. Kar, Y. Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. J. Wouters, J. A. Kittl, and M. Jurczak. 2011. 10 X 10nm<sup>2<\/sup> Hf\/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation. In 2011 International Electron Devices Meeting. 31.6.1--31.6.4."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184545"},{"volume-title":"2017 Symposium on VLSI Technology. T72--T73","author":"Hsieh E. R.","key":"e_1_3_2_1_8_1","unstructured":"E. R. Hsieh , Y. C. Kuo , C. H. Cheng , J. L. Kuo , M. R. Jiang , J. L. Lin , H. W. Cheng , S. S. Chung , C. H. Liu , T. P. Chen , Y. H. Yeah , T.J. Chen , and O. Cheng . 2017. First demonstration of flash RRAM on pure CMOS logic 14nm FinFET platform featuring excellent immunity to sneak-path and MLC capability . In 2017 Symposium on VLSI Technology. T72--T73 . E. R. Hsieh, Y. C. Kuo, C. H. Cheng, J. L. Kuo, M. R. Jiang, J. L. Lin, H. W. Cheng, S. S. Chung, C. H. Liu, T. P. Chen, Y. H. Yeah, T.J. Chen, and O. Cheng. 2017. First demonstration of flash RRAM on pure CMOS logic 14nm FinFET platform featuring excellent immunity to sneak-path and MLC capability. In 2017 Symposium on VLSI Technology. T72--T73."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"e_1_3_2_1_10_1","volume-title":"CMOS compatible nanoscale nonvolatile resistance switching memory. Nano letters 8, 2","author":"Jo Sung Hyun","year":"2008","unstructured":"Sung Hyun Jo and Wei Lu. 2008. CMOS compatible nanoscale nonvolatile resistance switching memory. Nano letters 8, 2 ( 2008 ), 392--397. Sung Hyun Jo and Wei Lu. 2008. CMOS compatible nanoscale nonvolatile resistance switching memory. Nano letters 8, 2 (2008), 392--397."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334891"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1039\/C6NR07671H"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2645384"},{"volume-title":"Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH'15)","author":"Lastras-Montano M. A.","key":"e_1_3_2_1_14_1","unstructured":"M. A. Lastras-Montano , A. Ghofrani , and K. T. Cheng . 2015. Architecting energy efficient crossbar-based memristive random-access memories . In Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH'15) . 1--6. M. A. Lastras-Montano, A. Ghofrani, and K. T. Cheng. 2015. Architecting energy efficient crossbar-based memristive random-access memories. In Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH'15). 1--6."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"volume-title":"2011 IEEE International Symposium of Circuits and Systems (ISCAS). 2938--2941","author":"Manem H.","key":"e_1_3_2_1_16_1","unstructured":"H. Manem and G. S. Rose . 2011. A read-monitored write circuit for 1T1M multi-level memristor memories . In 2011 IEEE International Symposium of Circuits and Systems (ISCAS). 2938--2941 . H. Manem and G. S. Rose. 2011. A read-monitored write circuit for 1T1M multi-level memristor memories. In 2011 IEEE International Symposium of Circuits and Systems (ISCAS). 2938--2941."},{"volume-title":"2017 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4.","author":"Olumodeji O. A.","key":"e_1_3_2_1_17_1","unstructured":"O. A. Olumodeji and M. Gottardi . 2017. A pulse-based memristor programming circuit . In 2017 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4. O. A. Olumodeji and M. Gottardi. 2017. A pulse-based memristor programming circuit. In 2017 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2770287.2770311"},{"key":"e_1_3_2_1_19_1","volume-title":"Manikanth Miryala, and Mahdi Nazm Bojnordi.","author":"Rupesh Yomi Karthik","year":"2018","unstructured":"Yomi Karthik Rupesh , Payman Behnam , Goverdhan Reddy Pandla , Manikanth Miryala, and Mahdi Nazm Bojnordi. 2018 . Accelerating k-Medians Clustering Using a Novel 4T-4R RRAM Cell. IEEE Transactions on Very Large Scale Integration (VLSI) Systems ( 2018). Yomi Karthik Rupesh, Payman Behnam, Goverdhan Reddy Pandla, Manikanth Miryala, and Mahdi Nazm Bojnordi. 2018. Accelerating k-Medians Clustering Using a Novel 4T-4R RRAM Cell. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2018)."},{"volume-title":"2017 IEEE 8th Latin American Symposium on Circuits Systems (LASCAS). 1--4.","author":"Vourkas I.","key":"e_1_3_2_1_20_1","unstructured":"I. Vourkas , J. G\u00f3mez , \u00c1. Abusleme, N. Vasileiadis , G. C. Sirakoulis , and A. Rubio . 2017. Exploring the voltage divider approach for accurate memristor state tuning . In 2017 IEEE 8th Latin American Symposium on Circuits Systems (LASCAS). 1--4. I. Vourkas, J. G\u00f3mez, \u00c1. Abusleme, N. Vasileiadis, G. C. Sirakoulis, and A. Rubio. 2017. Exploring the voltage divider approach for accurate memristor state tuning. In 2017 IEEE 8th Latin American Symposium on Circuits Systems (LASCAS). 1--4."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"e_1_3_2_1_22_1","volume-title":"Memristive devices for computing. Nature nanotechnology 8, 1","author":"Yang J Joshua","year":"2013","unstructured":"J Joshua Yang , Dmitri B Strukov , and Duncan R Stewart . 2013. Memristive devices for computing. Nature nanotechnology 8, 1 ( 2013 ), 13. J Joshua Yang, Dmitri B Strukov, and Duncan R Stewart. 2013. Memristive devices for computing. Nature nanotechnology 8, 1 (2013), 13."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2741504"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184544"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3564883"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1039\/C4NR00500G"}],"event":{"name":"MEMSYS '18: The International Symposium on Memory Systems","acronym":"MEMSYS '18","location":"Alexandria Virginia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240430","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240302.3240430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:42Z","timestamp":1750207422000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240302.3240430"}},"subtitle":["programming scheme trade-offs"],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":26,"alternative-id":["10.1145\/3240302.3240430","10.1145\/3240302"],"URL":"https:\/\/doi.org\/10.1145\/3240302.3240430","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]},"assertion":[{"value":"2018-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}