{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:09:36Z","timestamp":1772042976306,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1149549, CCF-1716352"],"award-info":[{"award-number":["CCF-1149549, CCF-1716352"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3240768","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["A cross-layer methodology for design and optimization of networks in 2.5D systems"],"prefix":"10.1145","author":[{"given":"Ayse","family":"Coskun","sequence":"first","affiliation":[{"name":"Boston University"}]},{"given":"Furkan","family":"Eris","sequence":"additional","affiliation":[{"name":"Boston University"}]},{"given":"Ajay","family":"Joshi","sequence":"additional","affiliation":[{"name":"Boston University"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"UC San Diego"}]},{"given":"Yenai","family":"Ma","sequence":"additional","affiliation":[{"name":"Boston University"}]},{"given":"Vaishnav","family":"Srinivas","sequence":"additional","affiliation":[{"name":"UC San Diego"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"DARPA CHIPS. http:\/\/www.darpa.mil\/news-events\/2016-07-19"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Proc. IGSC","author":"Ahmed M. M.","year":"2017","unstructured":"M. M. Ahmed et al., \"Increasing Interposer Utilization: A Scalable, Energy Efficient and High Bandwidth Multicore-multichip Integration Solution\", Proc. IGSC, 2017, pp. 1--6."},{"key":"e_1_3_2_1_3_1","first-page":"33","volume-title":"Proc. ICCD","author":"Akgun I.","year":"2016","unstructured":"I. Akgun et al., \"Scalable Memory Fabric for Silicon Interposer-based Multi-core Systems\", Proc. ICCD, 2016, pp. 33--40."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_5_1","volume-title":"Georgia Tech. Res. Inst.","author":"Campbell D.","unstructured":"D. Campbell et al., \"Ubiquitous High Performance Computing: Challenge Problems Specification\", Georgia Tech. Res. Inst., Atlanta, GA, USA, Tech. Rep. HR0011-10-C-0145."},{"key":"e_1_3_2_1_6_1","first-page":"139","volume-title":"Proc. ICCD","author":"J.","year":"2014","unstructured":"J. -A. Carballo et al., \"ITRS 2.0: Toward a Re-framing of the Semiconductor Technology Roadmap\", Proc. ICCD, 2014, pp. 139--146."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"Proc. ESTC","author":"Charbonnier J.","year":"2012","unstructured":"J. Charbonnier et al., \"High Density 3D Silicon Interposer Technology Development and Electrical Characterization for High End Applications\", Proc. ESTC, 2012, pp. 1--7."},{"key":"e_1_3_2_1_9_1","first-page":"279","volume-title":"Proc. ECTC","author":"Chaware R.","year":"2012","unstructured":"R. Chaware et al., \"Assembly and Reliability Challenges in 3D Integration of 28nm FPGA Die on a Large High Density 65nm Passive Interposer\", Proc. ECTC, 2012, pp. 279--283."},{"issue":"1","key":"e_1_3_2_1_10_1","first-page":"59","article-title":"A 340 mV-to-0.9 V 20.2 Tb\/s Source-synchronous Hybrid Packet\/Circuit-switched 16\u00d7 16 Network-on-chip in 22 nm Tri-gate CMOS","volume":"50","author":"Chen G.","year":"2015","unstructured":"G. Chen et al., \"A 340 mV-to-0.9 V 20.2 Tb\/s Source-synchronous Hybrid Packet\/Circuit-switched 16\u00d7 16 Network-on-chip in 22 nm Tri-gate CMOS\", IEEE JSSC 50(1) (2015), pp. 59--67.","journal-title":"IEEE JSSC"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. DATE","author":"Eris F.","year":"2018","unstructured":"F. Eris et al., \"Leveraging Thermally-Aware Chiplet Organization in 2.5D Systems to Reclaim Dark Silicon\", Proc. DATE, 2018."},{"key":"e_1_3_2_1_13_1","first-page":"226","volume-title":"Proc. ASP-DAC","author":"Fang E. J.","year":"2015","unstructured":"E. J. Fang et al., \"IR to Routing Challenge and Solution for Interposer-based Design\", Proc. ASP-DAC, 2015, pp. 226--230."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.07.001"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989111"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"e_1_3_2_1_17_1","first-page":"860","volume-title":"Proc. ECTC","author":"Karim M. A.","year":"2013","unstructured":"M. A. Karim et al., \"Power Comparison of 2D, 3D and 2.5 D Interconnect Solutions and Power Optimization of Iinterposer Interconnects\", Proc. ECTC, 2013, pp. 860--866."},{"key":"e_1_3_2_1_18_1","unstructured":"J. Knudsen \"Nangate 45nm Open Cell Library\" CDNLive EMEA (2008)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617112"},{"key":"e_1_3_2_1_21_1","unstructured":"HSPICE User Guide Synopsys Inc. 2017."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860952"},{"key":"e_1_3_2_1_23_1","first-page":"879","volume-title":"Proc. ECTC","author":"Murayama K.","year":"2013","unstructured":"K. Murayama et al., \"Warpage Control of Silicon Interposer for 2.5 D Package Application\", Proc. ECTC, 2013, pp. 879--884."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/3201607.3201729"},{"key":"e_1_3_2_1_25_1","volume-title":"LETI Innovations Days","author":"Par\u00e8s G","year":"2013","unstructured":"G Par\u00e8s, \"3D Interposer for Silicon Photonics\", LETI Innovations Days, 2013."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","unstructured":"R. Radojcic More-than-Moore 2.5 D and 3D SiP Integration Springer 2017.","DOI":"10.5555\/3092616"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2605093"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199797"},{"key":"e_1_3_2_1_29_1","unstructured":"Xilinx Virtex 7 FPGA VC707 Evaluation Kit."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.827350"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617050"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/2821589"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"San Diego California","acronym":"ICCAD '18","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240768","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3240768","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3240768","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:34Z","timestamp":1750207414000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3240765.3240768"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":33,"alternative-id":["10.1145\/3240765.3240768","10.1145\/3240765"],"URL":"https:\/\/doi.org\/10.1145\/3240765.3240768","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}